



REV A:
- Initial design generation 1

REV B:
- New board outline

REV C:
- Initial design generation 2
- New connectors for power and IO. Smaller footprint

REV D:
- Moved SW3 to P015
- Connected missing signal GPIO4 in CPU connector
-/SPI_CS connected to P02

REV E:
- Added serie resistors on GPIO to protect CPU When VDD_IO is 5V
- New 6 pin power connector

Rev no-Rev desc	Sign	Date	Page Name
P001-Initial Design	BRV/X	170823	REV HISTORY
			Design Name
			CORE DESIGN
			Variant Name
			SCHEMATIC
Size	Document Number/Description	Designed	Checked
A2	IO_NOD	BRV/PLI	BRV/D
Date	Thursday, April 26, 2018	Sheet	2 of 2



Ingenjörsfirma AB
Br. Voss Ingenjörsfirma AB
Skaraborgsvägen 21
506 30 Borås
Tel. 033-10 84 00