


### High input voltage 85 mA LDO linear regulator

Datasheet - production data



#### **Features**

- 4.3 V to 24 V input voltage
- Low-dropout voltage (500 mV typ. at 85 mA)
- Very low quiescent current (5 µA typ. at full load)
- 85 mA guaranteed output current
- Output voltages 3.3 V, 4.2 V and 5.0 V (other versions available on request)
- Compatible with ceramic output capacitors from 0.47 μF to 10 μF
- Internal current limit
- Packages: SOT23-5L and DFN8 3x3
- Temperature range: from -40 °C to 125 °C

### **Applications**

- Mobile phones
- Industrial
- · battery-powered systems

### Description

The LDK715 is a high voltage, ultra low quiescent current and low drop linear regulator capable of providing an output current in excess of 85 mA. The device operates over an input voltage range from 4.3 V to 24 V, and it is stable with output ceramic capacitors. Fault condition protection includes short-circuit current limitation. The ultra low quiescent current of 5  $\mu A$  at full load makes it highly suitable for low power applications and battery-powered systems. The wide input voltage range makes the LDK715 an ideal solution for low power industrial applications. The LDK715 is available in SOT23-5, or DFN8 3x3 - 8 leads.

**Table 1. Device summary** 

Order	Output voltage	
SOT23-5L	DFN8 3x3	Output voltage
LDK715M33R	LDK715PU33R	3.3 V
LDK715M42R	LDK715PU42R	4.2 V
LDK715M50R	LDK715PU50R <sup>(1)</sup>	5.0 V

<sup>1.</sup> Available on request.

Contents LDK715

## **Contents**

1	Diag	Diagram 3				
2	Pin o	configuration	4			
3	Maxi	mum ratings	5			
4	Elec	trical characteristics	6			
	4.1	External capacitor requirements	7			
	4.2	Power dissipation and junction temperature	7			
5	Турі	cal application	8			
6	Турі	cal performance characteristics	9			
7	Pack	rage information	1			
	7.1	SOT23-5L package information	1			
	7.2	DFN8 3x3 package information	3			
8	Pack	raging information	5			
	8.1	Tape and reel SOT23-5L	5			
	8.2	Tape and reel DFN8 3x3 1	6			
9	Revi	sion history	8			

Diagram LDK715

#### Diagram 1

 $V_{\text{OUT}}$ Current limit Bias generator Thermal protection ¢ OPAMP Bandgap reference GND

Figure 1. Block diagram

Pin configuration LDK715

## 2 Pin configuration

Figure 2. Pin connection (top view)




Table 2. Pin description for DFN8 3x3

Symbol	bol Pin number Name and function	
IN 1 Input voltage		Input voltage
NC	2, 3, 5, 6, 7, and exp. pad Not internally connected	
GND 4 Common ground		Common ground
OUT 8 Output voltage		Output voltage

Table 3. Pin description for SOT23-5L

Symbol	Pin number	Name and function	
IN	4	Input voltage	
NC	1.3	Not internally connected	
GND	2	Common ground	
OUT	5	Output voltage	

LDK715 Maximum ratings

## 3 Maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
$V_{IN}$	DC input voltage	From -0.3 to 26	V	
V <sub>OUT</sub>	DC output voltage From -0.3 to V <sub>IN</sub> +0.3		V	
Гоит	Continuous output current	According to package power dissipation	А	
P <sub>D</sub> <sup>(1)</sup> (2)	Maximum power dissipation, DFN package	2	W	
FD`', `'	Maximum power dissipation, SOT23-5L package	0.45	VV	
T <sub>STG</sub>	Storage temperature range -65 to 150		°C	
T <sub>OP</sub>	Operating junction temperature range	-40 to 125	°C	

<sup>1.</sup> P<sub>D</sub> is based on an operating temperature of 25 °C or less. It must be derated according to the operating temperature.

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 5. Thermal data

Symbol	Parameter	SOT23-5L	DFN8	Unit
R <sub>thJA</sub>	Thermal resistance junction ambient	195	52	°C/W

<sup>2.</sup> The LDK715 has an internal constant current limit feature. Take care not to exceed the power dissipation ratings of the package also during current limit and short-circuit events.

Electrical characteristics LDK715

### 4 Electrical characteristics

 $T_J$  = 25 °C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 1 V,  $C_{IN}$  = 0.1  $\mu F,$   $C_{OUT}$  = 1  $\mu F,$   $I_{OUT}$  = 1 mA, unless otherwise specified  $^{(a)}.$ 

**Table 6. Electrical characteristics** 

Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Operating input voltage	I <sub>OUT</sub> = 85 mA, T <sub>J</sub> = -40 °C to 125 °C		4.3	-	24	V
I <sub>OUT</sub>	Output current	$V_{IN} = V_{OUT(NOM)} + 1$ to 24 V, $T_J = -40$	°C to 125 °C	0	-	85	mA
V <sub>OUT</sub>	V <sub>OUT</sub> accuracy <sup>(1)</sup>	T <sub>J</sub> = 25 °C		-1	-	+1	%
VOUT	VOUT accuracy	$V_{IN} = V_{OUT(NOM)} + 1$ to 24 V, $T_J = -40$	°C to 125 °C	-2	-	+2	70
$\Delta_{VOUT}$	Line regulation	$V_{IN} = V_{OUT(NOM)} + 1$ to 24 V to 24 V, $I_{OUT} = 1$ mA, $T_{J} = -40$ °C to 125 °C		-	0.001	0.004	%/V
Δ <sub>VOUT</sub>	Load regulation	I <sub>OUT</sub> = 100 μA to 85 mA, T <sub>J</sub> = -40 °C to 125 °C		-	0.002	0.003	%/mA
V <sub>DROP</sub>	Drop output voltage <sup>(2)</sup>	$I_{OUT}$ = 85 mA, $T_{J}$ = -40 °C to 125 °C		-	500	1000	mV
e <sub>N</sub>	Output noise voltage <sup>(3)</sup>	200 Hz to 100 kHz, I <sub>OUT</sub> = 50 mA, C <sub>OUT</sub> = 10 μF, T <sub>J</sub> =-40 °C to 125 °C		-	-	210	μV <sub>RMS</sub>
SVR	Supply voltage rejection	$V_{IN} = V_{OUT(NOM)} + 1 \text{ V +/- } V_{RIPPLE},$ $V_{RIPPLE} = 0.2 \text{ V},$ $I_{OUT} = 1 \text{ mA, } C_{OUT} = 10  \mu\text{F}$	f = 1 kHz	-	38	-	dB
		T <sub>J</sub> = -40 °C to 125 °C	f = 100 kHz	-	57		
1-	Quiescent current	I <sub>OUT</sub> = 0 mA to 85 mA,		-	5	7	μA
IQ	Quiescent current	$T_J = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$	V <sub>IN</sub> = 24 V	-	-	8.5	μΛ
I <sub>SC</sub>	Short-circuit current	V <sub>OUT</sub> = 0, T <sub>J</sub> = -40 °C to 125 °C V <sub>IN</sub> = V <sub>OUT(NOM)</sub> +1 to 24 V		120	-	-	mA
T <sub>ON</sub>	Turn on time (4)	$V_{IN} = V_{OUT(NOM)} + 1$ to 24 V, $C_{OUT} = 10 \mu F$ , $I_{OUT} = 60$ mA, $T_{J} = -40$ °C to 125 °C		-	0.7	-	ms
C <sub>OUT</sub>	Output capacitor	Capacitance f = 100 kHz		0.47	-	-	μF

<sup>1.</sup> For  $V_{OUT(NOM)}$  < 3.3 V,  $V_{IN}$  = 4.3 V.

6/19 DocID026678 Rev 2

<sup>2.</sup> Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.

<sup>3.</sup> Guaranteed by design.

Turn-on time is time measured between the input just exceeding 90% of its final value and the output voltage just reaching 95% of its nominal value.

a. For  $V_{OUT(NOM)}$  < 3.3 V,  $V_{IN}$  = 4.3 V.

### 4.1 External capacitor requirements

A  $0.1~\mu F$  or a larger input bypass capacitor, connected between IN and GND and located close to the device, is recommended. In this manner, the transient response and noise rejection of the power supply, as a whole, improve. A higher value of the input capacitor may be necessary if large, fast-rise-time load transients are present in the application and if the device is several inches far from the power source.

The LDK715 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. Please refer to *Figure 7*. for the allowable output capacitance and ESR combinations.

### 4.2 Power dissipation and junction temperature

For a reliable operation, junction temperature should not exceed 125 °C. This limits the power dissipation the regulator can handle in any application. To guarantee that the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum power dissipation limit is given by the following equation:

#### **Equation 1**

$$P_{D(max)} = (T_{JMAX} - T_A)/R_{thJA}$$

where:

 $T_{IMAX}$  is the maximum allowable junction temperature

 $R_{thJA}$  is the thermal resistance junction to ambient for the package

 $T_A$  is the ambient temperature

The regulator dissipation is calculated by the following equation:

#### **Equation 2**

$$P_D = (V_{IN} - V_{out}) \times I_{out}$$


Power dissipation coming from quiescent current is negligible.

The ST715 features the internal current limit. During normal operation, it limits the output current to approximately 350 mA. When the current limit engages, the output voltage scales back linearly until the overcurrent condition ends. Do not exceed the power dissipation ratings of the package.


Typical application LDK715

# 5 Typical application

Figure 3. Application circuit



## 6 Typical performance characteristics






Figure 6. Dropout voltage vs. output current









Figure 8. Supply voltage rejection vs. frequency 60 55 50 SVR [dB] 45 40 35  $I_{OUT}=1$ mA,  $V_{RIPPLE}=0.2V_{PF}$ 30 100 1000 10000 100000 Freq [Hz] GIPG240420141208RV











LDK715 Package information

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

### 7.1 SOT23-5L package information





Figure 14. SOT23-5L package outline

Package information LDK715

Table 7. SOT23-5L package mechanical data

Symbol	Dimensions (mm)			
Symbol	Min.	Тур.	Max.	
А	0.90	-	1.45	
A1	0.00	-	0.15	
A2	0.90	-	1.30	
b	0.30	-	0.50	
С	0.009	-	0.20	
D	2.80	2.95	3.05	
E	1.50	1.60	1.75	
е	-	0.95	-	
Н	2.60	2.80	3.00	
L	0.30	-	0.60	
q	0.00	-	8.00	

Figure 15. SOT23-5L recommended footprint (dimensions in mm)



LDK715 Package information

## 7.2 DFN8 3x3 package information

BOTTOM VIEW D2\_ PIN 1 ID EXPOSED PAD 0.23 5 **b** (8x) // 0.1 C A3 SEATING PLANE c O.08 C

LEADS COPLANARITY 5 8 E/2 PIN 1 ID 2 D/2 TOP VIEW 8057023\_typeA\_revC


Figure 16. DFN8 3x3 package outline

Package information LDK715

Table 8. DFN8 3x3 package mechanical data

Symbol		Dimensions (mm)	
Symbol	Min	Тур	Max.
А	0.80	0.90	1.00
A1	0.00	0.02	0.05
A3	-	0.20	-
b	0.25	0.30	0.35
D	2.85	3.00	3.15
D2	1.603	1.753	1.853
E	2.85	3.00	3.15
E2	1.345	1.495	1.595
е	0.00	0.65	-
L	0.30	0.40	0.50

Figure 17. DFN8 3x3 recommended footprint



## 8 Packaging information

## 8.1 Tape and reel SOT23-5L

A Powing not in scale

Table 9. SOT23-5L tape and reel mechanical data

Complete	Dimensions (mm)			
Symbol	Min.	Тур.	Max.	
А		-	180.00	
С	12.80	13.00	13.20	
D	20.20	-	-	
N	60.00	-	-	
Т	-	-	14.40	
Ao	3.13	3.23	3.33	
Во	3.07	3.17	3.27	
Ko	1.27	1.37	1.47	
Po	3.90	4.00	4.10	
Р	3.90	4.00	4.10	

### 8.2 Tape and reel DFN8 3x3




Figure 19. DFN8 3x3 tape and reel drawing

- 1. 10 sprocket hole pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm.
- 3. Material: PS + C.
- 4. A0 and B0 measured as indicated.
- 5. K0 measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 6. Pocked position relative to sprocket hole measured as true position of pocket, not pocket hole.

577

Table 10. DFN8 3x3 tape and reel mechanical data

Comphal	Dimensions (mm)			
Symbol	Min.	Тур.	Max.	
А	-	-	180.00	
С	12.80	-	13.20	
D	20.20	-	-	
N	60.00	-	-	
Т	-	-	14.40	
Ao	-	3.30	-	
Во	-	3.30	-	
Ko	-	1.10	-	
Ро	-	4.00	-	
Р	-	8.00	-	

Revision history LDK715

# 9 Revision history

**Table 11. Document revision history** 

Date	Revision	Changes	
09-Jul-2014	1	nitial release.	
28-Nov-2017	2	Updated <i>Table 1 on page 1</i> (removed references to note <i>1</i> . from LDK715M33R, LDK715PU33R, and LDK715PU42R).  Added <i>Figure 19 on page 16</i> .  Minor modifications throughout document.	

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

