

# Yaotian Liu

yaotian\_liu@asu.edu | [github.com/ytliu74](https://github.com/ytliu74) | [scholar.google](https://scholar.google.com/citations?user=ytliu74) | [LinkedIn](#)

## Education

<b>Arizona State University</b> <i>PhD</i> in Computer Engineering • GPA: 4.0/4.0	2023/08 – 2028/06 (Expected) Tempe, Arizona, US
<b>Shanghai Jiao Tong University</b> <i>Bachelor of Engineering</i> in Microelectronics Science and Engineering • GPA: 3.7/4.3. Rank 19/67 • Outstanding Graduates	2019/09 – 2023/06 Shanghai, China

## Work Experience

<b>Shanghai Taize Semiconductor</b> Digital IC Design Intern • Designed the micro-architecture of the data link layer of company’s proprietary inter-chip connect. • Helped to design and implement an accelerator for elliptic curve accumulation.	2022/06 – 2022/09, 2023/03 – 2023/06 Shanghai, China
--	---

## Research Experience

<b>Arizona State University, ECEE</b> Research Assistant, advised by Prof. Jeff Zhang • <b>Intel University Challenge</b> • Implemented a Docker-based workflow for efficient cross-compiling. • Performed several experiments on the CVA6 core interrupt. • <b>LLM-VeriPPA</b> , in submission to DAC 2024. • Implemented a Python-based workflow for automatically PPA (Power, Performance and Area) checking of Verilog designs.	2023/08 – Now Tempe, AZ, US
<b>Shanghai Jiao Tong University, Department of Micro/Nano Electronics</b> Final Year Project, advised by Prof. Yongfu Li • Implemented a ML-based functional ECO system, accepted by AICAS 2023. • Implemented an ABC-based algorithm for efficient circuit pruning by removing functionally equivalent sub-circuits, which increase the performance of functional ECO.	2023/01 – 2023/05 Shanghai, China
<b>Shanghai Jiao Tong University, AI Institute</b> Undergraduate Research Assistant, advised by Prof. Yunbo Wang • Implemented a reinforcement learning algorithm for automatically stock trading. • Reproduced an baseline algorithm <a href="#">ytliu/FactorVAE</a> (42 stars) from AAAI 2022.	2022/05 – 2022/09 Shanghai, China

## Publications

- [Liu, Y.](#), Zhang, Y., Zhang, Q., Chen, R. and Li, Y., 2023, June. FEEP: Functional ECO synthesis with efficient patch minimization. In *2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)*.
- Thorat, K., Zhao, J., [Liu, Y.](#), Peng, H., Xie, X., Lei, B., Zhang, J. and Ding, C., 2023. Advanced Language Model-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis. *arXiv preprint arXiv:2312.01022*.

## Open-Sourse Project

- obsidian-pseudocode** [ytliu74/obsidian-pseudocode](#) (56 stars)
- A plugin for Obsidian that facilitates the rendering of LaTeX-style pseudocode within a code block.

## Skills

**Programming Languages:** Verilog, Python, C/C++, Javascript/Typescript.  
**Tech Skills:** Git, Digital Logic Design, Pytorch, Linux, Matlab, Logical Synthesis.