INDIAN INSTITUTE OF TECHNOLOGY ROORKEE

RISC-V ISA

Arithmetic Instructions: Multiply & Divide

Sparsh Mittal

MUL and **MULH** instructions

- MUL (Multiply signed and return lower bits): Calculates the product of two XLEN-bit operands, stores less significant XLEN bits in rd and ignores any overflow
- Syntax: mul rd, rs1, rs2
- Example: mul x4, x9, x13 # x4 \leftarrow LowerBits [x9 * x13]
- MULH (Multiply signed and return upper bits): multiplies two signed numbers and returns upper XLEN bits of the full 2*XLEN product, into rd.
- Syntax: mulh rd, rs1, rs2
- Example: mulh x5, x9, x13 # x5 \leftarrow HigherBits [x9 * x13]
- Use MULH with MUL to get the complete 2*XLEN bits result.

MULHU and MULHSU

- MULHU: Multiplies two unsigned operands in the source registers and returns upper-part of result.
- MULHSU (Multiply Signed-Unsigned and return upper bits): first operand is signed, second is unsigned

- MUL performs an n-bitxn-bit multiplication and places the lower 'n' bits in the destination register.
- MULH, MULHU, and MULHSU perform the same multiplication but return the upper 'n' bits of the full 2×n-bit product, for signed×signed, unsigned×unsigned, and signed×unsigned multiplication respectively.

Example of MUL and MULH

- We multiply two numbers, both of which are $00010000000000000001_2\,\mathrm{or}\ 10001_{16}\,\mathrm{or}\ 65537_{10}$
- The product comes to be 4,29,50,98,369
- In hexadecimal, it is 000000100020001

 Upper XLEN bits Lower XLEN bits

 Obtained from MULH

 Obtained from MULH

XLEN=32 bits

Code for Example of MUL and MULH

- 65,537 x 65537 = 4,29,50,98,369
- 4294967295 + 131073 =4,29,50,98,369

Code for Example of MULHU, MULHSU

```
.globl start
start:
     li a0, 2147483648 # a0 <- 0x800000000 = 2^{31} (Unsigned)
                                                = -2^{31} (Signed)
                          #
                          # a1 <- 0xC0000000 = 3 * 2^{30} (unsigned)
     li a1, 3221225472
     mul a3, a0, a1
                          # a3 <- 0x00000000 = Lower XLEN bits are all zero
                                 # a4 <- 0x600000000 = Upper XLEN bits of 3 * 2^{61}
     mulhu a4, a0, a1
                                 # a5 <- 0xA0000000 = Upper XLEN bits of -3 * 2^{61}
     mulhsu a5, a0, a1
exit:
```

Optimization

- Even though we require two separate instructions now, microarchitectures can fuse them dynamically.
- They can identify two consecutive multiplication instructions where one instruction computes the lower 32 bits and the next instruction computes the upper 32 bits.
- This sequence can be identified dynamically and a single multiplication will only be required.

Division operation

```
Quotient = (Dividend - Remainder) \div Divisor
```

 $Dividend = Quotient \times Divisor + Remainder$

 $Remainder = Dividend - (Quotient \times Divisor)$

DIV/DIVU and REM/REMU

- DIV does the division of operands in source registers and stores quotient in rd.
- Both operands and the result are signed values.
- DIVU: same as DIV, except that both are unsigned values
- REM: stores the remainder in rd. Both are signed values.
- REMU: same as REM, but both are unsigned values.
- First use DIV and then use REM to get quotient and remainder

Example of DIV/DIVU and REM/REMU

```
# a0 < 0x80000000 = 2^{31} (Unsigned), -2^{31} (Signed)
li a0, 2147483648
                                # a1 <- 0x400000000 = 2^{30}
li a1, 1073741824
                                \# a2 <- 0xFFFFFFE = -2
div a2, a0, a1
divu a3, a0, a1
                                \# a3 < 0x000000002 = 2
                                # a0 < 0x80000001 = (2^{31} + 1) (Unsigned), (-2^{31} + 1)(Signed)
li a0, 2147483649
li a1, 2
                                \# a1 < 0x000000002 = 2
                                \# a4 <- 0xFFFFFFFF = -1
rem a4, a0, a1
                                \# a4 < 0x00000001 = 1
remu a5, a0, a1
```

Point to note

Rounding happens towards zero.

•

the sign of the remainder is the same as the sign of the dividend.

Division operation	Quotient	Remainder
$4 \div 3$	1	1
$4 \div (-3)$	-1	1
$(-4) \div 3$	-1	-1
$(-4) \div (-3)$	1	-1

Example program using MUL and DIV

RISC-V code to compute volume of a sphere (4/3* pi* r*r*r). 'r' is in a0. Take pi=3. (Two different ways are shown below)

Code:	Comments:
li a2 4	# load 4 into a2
li a3 3	# load 3 into a3
li a4 3	# load pi into a4
mul a1 a0 a0 mul a1 a1 a0 mul a1 a1 a4	# compute r*r # compute r*r*r # compute pi*r*r*r
mul a1 a1 a2	# compute 4*pi*r*r*r
div a1 a1 a3	# compute 4/3*pi*r*r*r

Code:	Comments:	
li a1, 1		
li x1, 3	# loop to calculate r*r*r	
loop:		
mul a1, a1, a0		
addi x1, x1, -1		
bnez x1, loop		
li x2, 4		
li x3, 3		
div a2, x2, x3		
li a3, 3		
mul a1, a1, a2		
mul a1, a1, a3		

What happens if you divide by zero

• RV32I doesn't trap on divide by zero because few programs want that behavior, and the ones that do can easily check for zero in software by using beqz instruction.

Summary

Format	Name	Pseudocode
MUL rd,rs1,rs2	Multiply	$rd \leftarrow ux(rs1) \times ux(rs2)$
m MULH~rd,rs1,rs2	Multiply High Signed Signed	$rd \leftarrow (sx(rs1) \times sx(rs2)) \times xlen$
MULHSU rd,rs1,rs2	Multiply High Signed Unsigned	$rd \leftarrow (sx(rs1) \times ux(rs2)) \times xlen$
MULHU rd,rs1,rs2	Multiply High Unsigned Unsigned	$rd \leftarrow (ux(rs1) \times ux(rs2)) \times xlen$
DIV rd,rs1,rs2	Divide Signed	$rd \leftarrow sx(rs1) \div sx(rs2)$
DIVU rd,rs1,rs2	Divide Unsigned	$rd \leftarrow ux(rs1) \div ux(rs2)$
REM rd,rs1,rs2	Remainder Signed	$rd \leftarrow sx(rs1) \mod sx(rs2)$
REMU rd,rs1,rs2	Remainder Unsigned	$rd \leftarrow ux(rs1) \mod ux(rs2)$

Summary

RV32M