INDIAN INSTITUTE OF TECHNOLOGY ROORKEE

Encoding of instructions in RISC-V (R/I)

Sparsh Mittal

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- RISC-V instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers

Instruction Set Extensions


RISC-V Base and Extensions

Mnemonic	Description	Insn. Count		
	Base architecture	51		
М	Integer multiply/divide	13		
Α	Atomic operations	22		
F	Single-precision floating point	30		
D	Double-precision floating point	32		
С	Compressed instructions	36		

The RISC-V instruction set architecture is divided into the base ISA, named I, and five standard extensions, M, A, F, D, and C.

RISC-V Addressing Summary


1. Immediate addressing




2. Register addressing



3. Base addressing



4. PC-relative addressing



Types of addressing

- 1. *Immediate addressing*, where the operand is a constant within the instruction itself.
- 2. Register addressing, where the operand is a register.
- 3. Base or displacement addressing, where the operand is at the memory location whose address is the sum of a register and a constant in the instruction.
- 4. *PC-relative addressing*, where the branch address is the sum of the PC and a constant in the instruction.
- Like most recent computers, RISC-V uses PC-relative addressing for both conditional branches and unconditional jumps, because the destination of these instructions is likely to be close to the branch.

31	27	26	25	24	20	19	15	14	12	11	7	6		0	
	func	t7		rs	s2	rs.	l	fun	ct3		rd	op	code		R-type
	in	nm[:	11:0)]		rs	l	fun	ct3		rd	op	code		I-type
in	nm[1	1:5]		rs	s2	rs	l	fun	ct3	imı	n[4:0]	op	code		S-type
imi	n[12	10:5	5]	rs2 rs1 funct3		ct3	imm[4:1 11]		op	code		B-type			
	imm[31:12]							rd		op	code		U-type		
imm[20 10:1 11			11 19:1	2]			rd		op	code		J-type			

Previously, B-type was called SB-type; and J-type was called UJ-type

Solved question

- We have an ISA where all instructions are 32-bits and which has 16 registers and all immediate values are 18-bits. An instruction stores an immediate and the register index. Then, how many distinct instructions can be there in this ISA?
- Answer: 1024
- Explanation: Number of bits left for distinct instructions: 32-4-18=10, so answer is 2^10 .

INDIAN INSTITUTE OF TECHNOLOGY ROORKEE



R-format instruction encoding

R-format instructions

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0

Format	Instruction	Opcode	Funct3	Funct6/7
	add	0110011	000	0000000
	sub	0110011	000	0100000
	s11	0110011	001	0000000
	xor	0110011	100	0000000
P type	srl	0110011	101	0000000
R-type	sra	0110011	101	0000000
	or	0110011	110	0000000
	and	0110011	111	0000000
	1r.d	0110011	011	0001000
	sc.d	0110011	011	0001100

RISC-V R-format Instructions

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- Instruction fields
 - opcode: operation code
 - rd: destination register number
 - funct3: 3-bit function code (additional opcode)
 - rs1: the first source register number
 - rs2: the second source register number
 - funct7: 7-bit function code (additional opcode)

R-format Example

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0	0 21		0	9	51	
0000000	10101	10100	000	01001	0110011	

0000 0001 0101 1010 0000 0100 1011 0011_{two} = $015A04B3_{16}$

INDIAN INSTITUTE OF TECHNOLOGY ROORKEE



I-format instruction encoding

RISC-V I-format Instructions



- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended
- Immediate can represent integers from -2^{11} to $2^{11}-1$.
- Goal is to have an instruction format that is quite close to R-format

I-format encoding example

RISC-V Assembly Instruction: addi x15,x1,-50 31 2019 1514 1211 76 funct3 imm[11:0] rs1 rdopcode 12 3 5 0010011 00001 01111 111111001110 000 imm = -50rs1=1 add rd=15OP-Imm

- When the I-type format is used for load instructions, the immediate represents a byte offset,
- Hence, the load doubleword instruction can refer to any doubleword within a region of $\pm 2^{11}$ or 2048 bytes (256 doublewords) of the base address in the base register rd.

addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm
ori	OR Immediate	I	0010011	0x6		rd = rs1 imm
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm
slli	Shift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]
srli	Shift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	$rd = rs1 \gg imm[0:4]$
srai	Shift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	$rd = rs1 \gg imm[0:4]$
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0
1b	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]
1h	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]
1bu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]
1hu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]


Loads and Stores

- Store instructions (S-type)
 - MEM(rs1+imm) = rs2
- Loads (I-type)
 - Rd = MEM(rs1 + imm)

31	20 19	15 14 1	2 11	7 6	0
imm[11:0]	rs	1 funct3	3 rd	opcode	
12	5	3	5	7	
offset[11:0]	ba	se width	dest	LOAD	


31	25	24 20	19	15	14 12	11	7 6	0
imm[11:5]		rs2	rs1		funct3	imm[4:0]	opcode	
7		5	5		3	5	7	
offset[11:5]]	src	base		width	offset[4:0]	STORE	

Load instruction



- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

Example of load instruction



imm[11	L:0]	rs1	000	rd	0010011	addi
imm[11	L:0]	rs1	010	rd	0010011	slti
imm[11	L:0]	rs1	011	rd	0010011	sltiu
imm[11	L:0]	rs1	100	rd	0010011	xori
imm[11	L:0]	rs1	110	rd	0010011	ori
imm[11	L:0]	rs1	111	rd	0010011	andi
0000000	shamt	rs1	001	rd	0010011	slli
000000	shamt	rs1	101	rd	0010011	srli
0100000	shamt	rs1	101	rd	0010011	srai

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

- Loop:slli x10, x22, 3 // Temp reg x 10 = i * 8. Address = 80000
- add x10, x10, x25 // x10 = address of save[i]
- ld x9, 0(x10) // Temp reg x9 = save[i]
- bne x9, x24, Exit // go to Exit if save[i] != k
- addi x22, x22, 1 // i = i + 1
- beq x0, x0, Loop // go to Loop
- Exit:

Address	Address Instruction										
80000	0000000	00011	10110	001	01010	0010011					
80004	0000000	11001	01010	000	01010	0110011					
80008	0000000	00000	01010	011	01001	0000011					
80012	0000000	11000	01001	001	01100	1100011					
80016	0000000	00001	10110	000	10110	0010011					
80020	1111111	00000	00000	000	01101	1100011					

RV32I opcode map

imm[31:12]	d 0110111 U lui
	d 0010111 U auip
imm[20 10:1 11 19:12]	d 1101111 J jal
imm[11:0] rs1 000	d 1100111 I jalr
imm[12 10:5] rs2 rs1 000 imm[:1 11] 1100011 B beq
imm[12 10:5] rs2 rs1 001 imm[:1 11] 1100011 B bne
	:1 11] 1100011 B blt
imm[12 10:5] rs2 rs1 101 imm[:1 11] 1100011 B bge
imm[12 10:5] rs2 rs1 110 imm[:1 11] 1100011 B bltu
imm[12 10:5] rs2 rs1 111 imm[:1 11] 1100011 B bgeu
imm[11:0] rs1 000	d 0000011 I1b
imm[11:0] rs1 001	d 0000011 I lh
imm[11:0] rs1 010	d 0000011 I1w
imm[11:0] rs1 100	d 0000011 I lbu
imm[11:0] rs1 101	d 0000011 I lhu
imm[11:5] rs2 rs1 000 imm	[4:0] 0100011 S sb
imm[11:5] rs2 rs1 001 imm	[4:0] 0100011 S sh
imm[11:5] rs2 rs1 010 imm	[4:0] 0100011 S sw
imm[11:0] rs1 000	d 0010011 I addi
imm[11:0] rs1 010	d 0010011 I slti
imm[11:0] rs1 011	d 0010011 I sltiu
imm[11:0] rs1 100	d 0010011 I xori
imm[11:0] rs1 110	d 0010011 I ori
imm[11:0] rs1 111	d 0010011 I andi

									-
				shamt	rs1	001	rd	0010011	I slli
	0000000 shamt 0100000 shamt 0000000 rs2 0100000 rs2 0000000 rs2 0000000 rs2 0000000 rs2 0000000 rs2 0000000 rs2 0000000 rs2 0100000 rs2 0100000 rs2			rs1	101	rd	0010011	I srli	
				shamt	rs1	101	rd	0010011	I srai
Ì				rs1	000	rd	0110011	R add	
Ī				rs1	000	rd	0110011	R sub	
ľ				rs2	rs1	001	rd	0110011	R sll
Ì				rs2	rs1	010	rd	0110011	R slt
Ì				rs2	rs1	011	rd	0110011	R sltu
Ì				rs2	rs1	100	rd	0110011	R xor
Ì				rs2	rs1	101	rd	0110011	R srl
Ì				rs2	rs1	101	rd	0110011	R sra
Ì	0000000 rs2		rs2	rs1	110	rd	0110011	R or	
Ì	0000000 rs2			rs1	111	rd	0110011	R and	
Ì	0000	pre	d	succ	00000	000	00000	0001111	I fence
Ì	0000	000	0	0000	00000	001	00000	0001111	I fence.
00000000000 00000000001)	00000	000	00000	1110011	I ecall
					00000	000	00000	1110011	Lebreak
Ì	csr csr				rs1	001	rd	1110011	Icsrrw
Ì					rs1	010	rd	1110011	Icsrrs
Ì					rs1	011	rd	1110011	I csrrc
Ì		csr			zimm	101	rd	1110011	I csrrwi
csr					zimm	110	rd	1110011	I csrrsi
1		csr			zimm	111	rd	1110011	I csrrci
									1