

Encoding of instructions in RISC-V (R/I)

Sparsh Mittal

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- RISC-V instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers

Instruction Set Extensions


RISC-V Base and Extensions

Mnemonic	Description	Insn. Count
I	Base architecture	51
M	Integer multiply/divide	13
A	Atomic operations	22
F	Single-precision floating point	30
D	Double-precision floating point	32
C	Compressed instructions	36


The RISC-V instruction set architecture is divided into the base ISA, named I, and five standard extensions, M, A, F, D, and C.

RISC-V Addressing Summary

1. Immediate addressing




2. Register addressing



Registers


Register

3. Base addressing





+

Memory




4. PC-relative addressing



+

Memory



Types of addressing

1. *Immediate addressing*, where the operand is a constant within the instruction itself.
 2. *Register addressing*, where the operand is a register.
 3. *Base or displacement addressing*, where the operand is at the memory location whose address is the sum of a register and a constant in the instruction.
 4. *PC-relative addressing*, where the branch address is the sum of the PC and a constant in the instruction.
- Like most recent computers, RISC-V uses PC-relative addressing for both conditional branches and unconditional jumps, because the destination of these instructions is likely to be close to the branch.

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
funct7				rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type
imm[31:12]										rd		opcode		U-type
imm[20 10:1 11 19:12]										rd		opcode		J-type

Previously, B-type was called SB-type; and J-type was called UJ-type

Solved question

- We have an ISA where all instructions are 32-bits and which has 16 registers and all immediate values are 18-bits. An instruction stores an immediate and the register index. Then, how many distinct instructions can be there in this ISA?
- Answer: 1024
- Explanation: Number of bits left for distinct instructions: $32 - 4 - 18 = 10$, so answer is 2^{10} .



R-format instruction encoding

R-format instructions

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2
and	AND	R	0110011	0x7	0x00	rd = rs1 & rs2
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0

Format	Instruction	Opcode	Funct3	Funct6/7
R-type	add	0110011	000	0000000
	sub	0110011	000	0100000
	sll	0110011	001	0000000
	xor	0110011	100	0000000
	srl	0110011	101	0000000
	sra	0110011	101	0000000
	or	0110011	110	0000000
	and	0110011	111	0000000
	lr.d	0110011	011	0001000
	sc.d	0110011	011	0001100

RISC-V R-format Instructions



- Instruction fields
 - opcode: operation code
 - rd: destination register number
 - funct3: 3-bit function code (additional opcode)
 - rs1: the first source register number
 - rs2: the second source register number
 - funct7: 7-bit function code (additional opcode)

R-format Example

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0	21	20	0	9	51
0000000	10101	10100	000	01001	0110011

0000 0001 0101 1010 0000 0100 1011 0011_{two} = 015A04B3₁₆



I-format instruction encoding

RISC-V I-format Instructions




- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended
- Immediate can represent integers from -2^{11} to $2^{11}-1$.
- Goal is to have an instruction format that is quite close to R-format

I-format encoding example

- RISC-V Assembly Instruction:

addi x15, x1, -50





imm=-50	rs1=1	add	rd=15	OP-Imm
111111001110	00001	000	01111	0010011

- When the I-type format is used for load instructions, the immediate represents a byte offset,
- Hence, the load doubleword instruction can refer to any doubleword within a region of $\pm 2^{11}$ or 2048 bytes (256 doublewords) of the base address in the base register rd.


addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm
ori	OR Immediate	I	0010011	0x6		rd = rs1 imm
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm
slli	Shift Left Logical Imm	I	0010011	0x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]
srli	Shift Right Logical Imm	I	0010011	0x5	imm[5:11]=0x00	rd = rs1 >> imm[0:4]
srai	Shift Right Arith Imm	I	0010011	0x5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]
slti	Set Less Than Imm	I	0010011	0x2		rd = (rs1 < imm)?1:0
sltiu	Set Less Than Imm (U)	I	0010011	0x3		rd = (rs1 < imm)?1:0
lb	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]
lbu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]
lhu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]

Loads and Stores

- Store instructions (S-type)
 - $MEM(rs1+imm) = rs2$
- Loads (I-type)
 - $Rd = MEM(rs1 + imm)$





Load instruction



Example of load instruction

`lw x14, 8(x2)`



(load word)

imm[11:0]		rs1	000	rd	0010011	addi
imm[11:0]		rs1	010	rd	0010011	slti
imm[11:0]		rs1	011	rd	0010011	sltiu
imm[11:0]		rs1	100	rd	0010011	xori
imm[11:0]		rs1	110	rd	0010011	ori
imm[11:0]		rs1	111	rd	0010011	andi
0000000	shamt	rs1	001	rd	0010011	slli
0000000	shamt	rs1	101	rd	0010011	srli
0100000	shamt	rs1	101	rd	0010011	srai

One of the higher-order immediate bits is used to distinguish “shift right logical” (SRLI) from “shift right arithmetic” (SRAI)

“Shift-by-immediate” instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

- Loop:slli x10, x22, 3 // Temp reg x10 = i * 8. Address = 80000
- add x10, x10, x25 // x10 = address of save[i]
- ld x9, 0(x10) // Temp reg x9 = save[i]
- bne x9, x24, Exit // go to Exit if save[i] != k
- addi x22, x22, 1 // i = i + 1
- beq x0, x0, Loop // go to Loop
- Exit:

Address	Instruction					
80000	0000000	00011	10110	001	01010	0010011
80004	0000000	11001	01010	000	01010	0110011
80008	0000000	00000	01010	011	01001	0000011
80012	0000000	11000	01001	001	01100	1100011
80016	0000000	00001	10110	000	10110	0010011
80020	1111111	00000	00000	000	01101	1100011

RV32I opcode map

31	25	24	20	19	15	14	12	11	7	6	0	
imm[31:12]								rd	0110111		U lui	
imm[31:12]								rd	0010111		U auip	
imm[20 10:1 11 19:12]								rd	1101111		J jal	
imm[11:0]				rs1	000		rd		1100111		I jalr	
imm[12 10:5]		rs2		rs1	000		imm[4:1 11]		1100011		B beq	
imm[12 10:5]		rs2		rs1	001		imm[4:1 11]		1100011		B bne	
imm[12 10:5]		rs2		rs1	100		imm[4:1 11]		1100011		B blt	
imm[12 10:5]		rs2		rs1	101		imm[4:1 11]		1100011		B bge	
imm[12 10:5]		rs2		rs1	110		imm[4:1 11]		1100011		B bltu	
imm[12 10:5]		rs2		rs1	111		imm[4:1 11]		1100011		B bgeu	
imm[11:0]				rs1	000		rd		0000011		I lb	
imm[11:0]				rs1	001		rd		0000011		I lh	
imm[11:0]				rs1	010		rd		0000011		I lw	
imm[11:0]				rs1	100		rd		0000011		I lbu	
imm[11:0]				rs1	101		rd		0000011		I lhu	
imm[11:5]		rs2		rs1	000		imm[4:0]		0100011		S sb	
imm[11:5]		rs2		rs1	001		imm[4:0]		0100011		S sh	
imm[11:5]		rs2		rs1	010		imm[4:0]		0100011		S sw	
imm[11:0]				rs1	000		rd		0010011		I addi	
imm[11:0]				rs1	010		rd		0010011		I slti	
imm[11:0]				rs1	011		rd		0010011		I sltiu	
imm[11:0]				rs1	100		rd		0010011		I xori	
imm[11:0]				rs1	110		rd		0010011		I ori	
imm[11:0]				rs1	111		rd		0010011		I andi	

0000000		shamt	rs1	001	rd	0010011	I slli
0000000		shamt	rs1	101	rd	0010011	I srli
0100000		shamt	rs1	101	rd	0010011	I srai
0000000		rs2	rs1	000	rd	0110011	R add
0100000		rs2	rs1	000	rd	0110011	R sub
0000000		rs2	rs1	001	rd	0110011	R sll
0000000		rs2	rs1	010	rd	0110011	R slt
0000000		rs2	rs1	011	rd	0110011	R sltu
0000000		rs2	rs1	100	rd	0110011	R xor
0000000		rs2	rs1	101	rd	0110011	R srl
0100000		rs2	rs1	101	rd	0110011	R sra
0000000		rs2	rs1	110	rd	0110011	R or
0000000		rs2	rs1	111	rd	0110011	R and
0000	pred	succ	00000	000	00000	0001111	I fence
0000	0000	0000	00000	001	00000	0001111	I fence.i
0000000000000			00000	000	00000	1110011	I ecall
0000000000001			00000	000	00000	1110011	I ebreak
csr			rs1	001	rd	1110011	I csrrw
csr			rs1	010	rd	1110011	I csrrs
csr			rs1	011	rd	1110011	I csrrc
csr			zimm	101	rd	1110011	I csrrwi
csr			zimm	110	rd	1110011	I csrrsi
csr			zimm	111	rd	1110011	I csrrci