

# RISC-V ISA

## Arithmetic Instructions: Multiply & Divide

Sparsh Mittal

# MUL and MULH instructions

- **MUL (Multiply signed and return lower bits):** : Calculates the product of two XLEN-bit operands, stores less significant XLEN bits in rd and ignores any overflow
- Syntax: `mul rd, rs1, rs2`
- Example: `mul x4, x9, x13`      `# x4 ← LowerBits [x9 * x13]`
- **MULH (Multiply signed and return upper bits):** multiplies two signed numbers and returns upper XLEN bits of the full  $2 \times \text{XLEN}$  product, into rd.
- Syntax: `mulh rd, rs1, rs2`
- Example: `mulh x5, x9, x13`      `# x5 ← HigherBits [x9 * x13]`
- Use MULH with MUL to get the complete  $2 \times \text{XLEN}$  bits result.

# MULHU and MULHSU

- MULHU: Multiplies two unsigned operands in the source registers and returns upper-part of result.
- MULHSU (Multiply Signed-Unsigned and return upper bits): first operand is signed, second is unsigned
- MUL performs an  $n\text{-bit} \times n\text{-bit}$  multiplication and places the lower 'n' bits in the destination register.
- MULH, MULHU, and MULHSU perform the same multiplication but return the upper 'n' bits of the full  $2 \times n\text{-bit}$  product, for signed  $\times$  signed, unsigned  $\times$  unsigned, and signed  $\times$  unsigned multiplication respectively.

# Example of MUL and MULH

- We multiply two numbers, both of which are  $000100000000000000000001_2$  or  $10001_{16}$  or  $65537_{10}$
- The product comes to be 4,29,50,98,369
- In hexadecimal, it is 0000000100020001

XLEN=32 bits



# Code for Example of MUL and MULH

.globl \_start

\_start:

```
li a0, 65537          # a0 <- 0x00010001 = 6553710
li a1, 65537          # a1 <- 0x00010001 = 6553710
mul a2, a0, a1         # a2 <- 0x00020001 = 131073
mulh a3, a0, a1        # a3 <- 0x00000001 = Upper XLEN bits
```

exit:

- $65,537 \times 65537 = 4,29,50,98,369$
- $4294967295 + 131073 = 4,29,50,98,369$

# Code for Example of MULHU, MULHSU

.globl \_start

\_start:

```
li a0, 2147483648    # a0 <- 0x80000000 =  $2^{31}$  (Unsigned)
                     #                  =  $-2^{31}$  (Signed)

li a1, 3221225472    # a1 <- 0xC0000000 =  $3 * 2^{30}$  (unsigned)

mul a3, a0, a1        # a3 <- 0x00000000 = Lower XLEN bits are all zero

mulhu a4, a0, a1      # a4 <- 0x60000000 = Upper XLEN bits of  $3 * 2^{61}$ 

mulhsu a5, a0, a1     # a5 <- 0xA0000000 = Upper XLEN bits of  $-3 * 2^{61}$ 
```

exit:

# Optimization

- Even though we require two separate instructions now, micro-architectures can fuse them dynamically.
- They can identify two consecutive multiplication instructions where one instruction computes the lower 32 bits and the next instruction computes the upper 32 bits.
- This sequence can be identified dynamically and a single multiplication will only be required.

# Division operation

$$\textit{Quotient} = (\textit{Dividend} - \textit{Remainder}) \div \textit{Divisor}$$

$$\textit{Dividend} = \textit{Quotient} \times \textit{Divisor} + \textit{Remainder}$$

$$\textit{Remainder} = \textit{Dividend} - (\textit{Quotient} \times \textit{Divisor})$$



# DIV/DIVU and REM/REMU

- DIV does the division of operands in source registers and stores quotient in rd.
- Both operands and the result are signed values.
- DIVU: same as DIV, except that both are unsigned values
- REM: stores the remainder in rd. Both are signed values.
- REMU: same as REM, but both are unsigned values.
- First use DIV and then use REM to get quotient and remainder

# Example of DIV/DIVU and REM/REMU

```
li a0, 2147483648
```

```
# a0 <- 0x80000000 =  $2^{31}$  (Unsigned),  $-2^{31}$  (Signed)
```

```
li a1, 1073741824
```

```
# a1 <- 0x40000000 =  $2^{30}$ 
```

```
div a2, a0, a1
```

```
# a2 <- 0xFFFFFFFFE = -2
```

```
divu a3, a0, a1
```

```
# a3 <- 0x000000002 = 2
```

```
li a0, 2147483649
```

```
# a0 <- 0x800000001 =  $(2^{31} + 1)$  (Unsigned),  $(-2^{31} + 1)$  (Signed)
```

```
li a1, 2
```

```
# a1 <- 0x000000002 = 2
```

```
rem a4, a0, a1
```

```
# a4 <- 0xFFFFFFFFF = -1
```

```
remu a5, a0, a1
```

```
# a5 <- 0x000000001 = 1
```

0x800000001 interpreted as signed is -2147483647

0x800000001 interpreted as unsigned is 2147483649

# Point to note

- Rounding happens towards zero.
- ➔ the sign of the remainder is the same as the sign of the dividend.

Division operation	Quotient	Remainder
$4 \div 3$	1	1
$4 \div (-3)$	-1	1
$(-4) \div 3$	-1	-1
$(-4) \div (-3)$	1	-1

# Example program using MUL and DIV

- RISC-V code to compute volume of a sphere ( $\frac{4}{3} \pi r^3$ ). 'r' is in a0. Take  $\pi=3$ . (Two different ways are shown below)

Code:	Comments:
li a2 4 li a3 3 li a4 3  mul a1 a0 a0 mul a1 a1 a0 mul a1 a1 a4 mul a1 a1 a2 div a1 a1 a3	# load 4 into a2 # load 3 into a3 # load pi into a4  # compute $r^2$ # compute $r^3$ # compute $\pi r^3$ # compute $4\pi r^3$ # compute $\frac{4}{3}\pi r^3$

Code:	Comments:
li a1, 1 li x1, 3 loop: mul a1, a1, a0 addi x1, x1, -1 bnez x1, loop  li x2, 4 li x3, 3 div a2, x2, x3 li a3, 3 mul a1, a1, a2 mul a1, a1, a3	# loop to calculate $r^3$

# What happens if you divide by zero

- RV32I doesn't trap on divide by zero because few programs want that behavior, and the ones that do can easily check for zero in software by using beqz instruction.

# Summary

Format	Name	Pseudocode
MUL rd,rs1,rs2	Multiply	$rd \leftarrow ux(rs1) \times ux(rs2)$
MULH rd,rs1,rs2	Multiply High Signed Signed	$rd \leftarrow (sx(rs1) \times sx(rs2)) \gg xlen$
MULHSU rd,rs1,rs2	Multiply High Signed Unsigned	$rd \leftarrow (sx(rs1) \times ux(rs2)) \gg xlen$
MULHU rd,rs1,rs2	Multiply High Unsigned Unsigned	$rd \leftarrow (ux(rs1) \times ux(rs2)) \gg xlen$
DIV rd,rs1,rs2	Divide Signed	$rd \leftarrow sx(rs1) \div sx(rs2)$
DIVU rd,rs1,rs2	Divide Unsigned	$rd \leftarrow ux(rs1) \div ux(rs2)$
REM rd,rs1,rs2	Remainder Signed	$rd \leftarrow sx(rs1) \bmod sx(rs2)$
REMU rd,rs1,rs2	Remainder Unsigned	$rd \leftarrow ux(rs1) \bmod ux(rs2)$

# Summary

## RV32M

multiply

multiply high  $\left\{ \begin{array}{l} \text{—} \\ \underline{\text{u}}\text{nsigned} \\ \underline{\text{s}}\text{igned } \underline{\text{u}}\text{nsigned} \end{array} \right\}$

$\left\{ \begin{array}{l} \underline{\text{d}}\text{ivide} \\ \underline{\text{r}}\text{emainder} \end{array} \right\} \left\{ \begin{array}{l} \text{—} \\ \underline{\text{u}}\text{nsigned} \end{array} \right\}$