INDIAN INSTITUTE OF TECHNOLOGY ROORKEE

RISC-V ISA

Arithmetic Instructions: Add and compare

Sparsh Mittal

This presentation assumes that learner is familiar with 2's complement representation.

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination add a, b, c # a gets b + c
- All arithmetic operations have this form
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Adding 4 operands?

- Each RISC-V arithmetic instruction performs only one operation and must always have exactly three variables.
- If want to place the sum of four variables b, c, d, and e into variable a.

add a, b, c

add a, a, d

• add a, a, e

The sum of b and c is placed in a

The sum of b, c, and d is now in a

Sum of b, c, d, and e is now in a

Add: overflow are ignored

Sub: overflow and borrow are ignored

Finding whether overflow happened

li a0 0x80000000 li a1 0x80000000 add a2 a0 a1 sltu a3 a2 a0

Conditions for overflow

A		
>=0	>=0	<0
<0	<0	>=0

If a3 is 1, then overflow has happened. Else, no overflow

Example on add and sub: all operands in register

• C code:

$$f = (g + h) - (i + j);$$

- Mapping of variables to registers:
- f \rightarrow x19, g \rightarrow x20, h \rightarrow x21 i \rightarrow x22 j \rightarrow x23
- Compiled RISC-V code:

```
add x5, x20, x21
add x6, x22, x23
sub x19, x5, x6
```

Note that all the 3 operands of 'add' and 'sub' are stored in the registers

Example on add and sub: one operand is immediate and other is in register

• We can have one of the operands as a constant (called immediate), e.g.,

```
addi x22, x22, 4
```

• This can be used to implement NOP, a pseudo instruction. Below two instructions are equivalent:

```
addi x0, x0, 0
```

Example on add

- Mapping of variables to registers:
- $i \rightarrow x19, g \rightarrow x20$

C codes	C code (simplified)	RISC-V code
j++	i++	addi x19, x19, 1
g = ++i	i++ g=i	addi x19, x19, 1 add x20, x19, x0
g = i++	g=i i++	add x20, x19, x0 addi x19, x19, 1

LI and MV (pseudo) instructions

- Load Immediate (LI) loads register rd with an immediate value
- Syntax: li rd, imm
- li t0, 0x4A # Load register t0 with a value
- mv t1, t0 # Copy contents of register t0 to register t1
- Pseudo instructions are similar to macros in C/C++.

Assuming v and r are stored in t0 and t1, respectively.

C codes	RISC-V code
v= 10	li t0, 10
v=r	mv t0, t1

INDIAN INSTITUTE OF TECHNOLOGY ROORKEE



Comparison instructions

Signed vs. Unsigned

• A number stored in a register or memory address can be interpreted as signed (2's complement) or unsigned. Both may lead to different decimal numbers.

- $x22 = 1111 \ 1111 \ 1111 \ 1111 = 65535$ (unsigned), -1 (signed)
- $x23 = 0000\ 0000\ 0000\ 0001 = 1$ (signed), 1 (unsigned)
- On comparing them, result depends on whether you take them as signed or unsigned.
- On signed comparison, x22 < x23 because -1 < +1
- On unsigned comparison, x22 > x23 because +65535 > +1

Signed and unsigned comparison

- To take this into account, RISC-V has two variants of comparison/branching instructions.
- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu

SLT (signed comparison) and SLTU (unsigned comparison)

Syntax: slt rd, rs1, rs2

SLT writes 1 to rd if rs1 < rs2, 0 otherwise.

Example code:

```
li x5, 39  # x5 \leftarrow 39
li x3, 57  # x3 \leftarrow 57
slt x1, x5, x3  # x1 \leftarrow x5 < x3. So, x1 will store 1
```

Assuming a/b/c are stored in a0/a1/a2 respectively.

C code	RISC-V code
if (a <b)< th=""><th>slt a2, a0, a1</th></b)<>	slt a2, a0, a1
c=1;	
else	
c=0;	

Comparison Instructions (SLT and SLTU)

SLT and SLTU perform signed and unsigned compares respectively, writing 1 to rd if rs1 < rs2, 0 otherwise.

```
li a0, -4 # a0 \leftarrow 0xFFFFFFC (in hex)

li a1, 3 # a1 \leftarrow 3

slt a2, a0, a1 # a2 \leftarrow 1 because -4<3 is true

sltu a3, a0, a1 # a3 \leftarrow 0 because 0xFFFFFFC <3 is false
```

```
li a0, 4 # a0 \leftarrow 4
li a1, -3 # a1 \leftarrow 0xFFFFFFFD
slt a4, a0, a1 # a4 \leftarrow 0 because 4<-3 is false
sltu a5, a0, a1 # a5 \leftarrow 1 because 0x4< 0xFFFFFFD is true
```

Variants of SLT (Pseudo instruction)

SEQZ: Set If Equal to Zero. Syntax: seqz rd, rs1

Example: seqz x6, x5

If x5 was zero, then x6 is set to 1. Otherwise, x6 is set to 0.

Similar instructions:

SGTZ: Set If Greater Than Zero

SLTZ: Set If Less Than Zero

SNEZ: Set If Not Equal to Zero

Assuming a/b/c are stored in a0/a1/a2 respectively.

C code	RISC-V code
if (a==0) c=1; else c=0;	seqz a2, a0

Comparison Instructions (SLTZ, SGTZ)

```
li a0, 3
                        # a0 ← 3
li a1, -2
                        # a1 ← OxFFFFFFE
sltz a2, a0
                        # a2 \leftarrow 0 because 3<0 is false
sltz a3, a1
                        # a3 \leftarrow 1 because -2<0 is true
                        # a4 \leftarrow 1 because 3>0 is true
sgtz a4, a0
                        # a5 \leftarrow 0 because -2>0 is false
sgtz a5, a1
                               \# a1 \leftarrow 0
li a1, 0
                        # a6 \( \bigcup 1 \) because 'a0 not equal to 0' is true
snez a6, a0
                        # a7 \(\bigcup 0\) because 'a1 is equal to 0' is false
snez a7, a1
```

Solved Question

Add two long 64-bit values stored in <t1; t0> and <t3; t2>. Store the result in <t5; t4>. Assume that the registers contain the 64-bit values already.

```
# Goal: <t5,t4 > = <t1,t0 > + <t3,t2 >
add t4, t0, t2  # add lower 32 bits
add t5, t1, t3  # add upper 32 bits
sltu t6, t4, t0  # t6 stores the carry (if any) from adding lower 32-bits.
add t5, t5, t6  # add the carry
```

RV32I

```
Integer Computation
                                                            Loads and Stores
   subtract
  shift 1eft 1ogical
                                                            Miscellaneous instructions
   shift right arithmetic immediate
                                                                fence loads & stores
   shift right logical
                                                                fence.instruction & data
  load upper immediate
                                                                \underline{\mathbf{e}}nvironment\sqrt{\underline{\mathbf{break}}}
  add upper immediate to pc
                                                               <u>read & clear bit</u>
control status register read & set bit
Control transfer
  <u>b</u>ranch ∫ <u>equal</u>
  <u>b</u>ranch {<u>g</u>reater than or <u>e</u>qual} {<u>u</u>nsigned}
  \underline{\mathbf{j}}ump \underline{\mathbf{a}}nd \underline{\mathbf{1}}ink \Big\{ \underline{\mathbf{r}}egister
```

Instruction	Туре	Example	Meaning
Add	R	add rd, rs1, rs2	R[rd] = R[rs1] + R[rs2]
Subtract	R	sub rd, rs1, rs2	R[rd] = R[rs1] - R[rs2]
Add immediate	I	addi rd, rs1, imm12	R[rd] = R[rs1] + SignExt(imm12)
Set less than	R	slt rd, rs1, rs2	R[rd] = (R[rs1] < R[rs2])? 1 : 0
Set less than immediate	I	slti rd, rs1, imm12	R[rd] = (R[rs1] < SignExt(imm12))? 1 : 0
Set less than unsigned	R	sltu rd, rs1, rs2	R[rd] = (R[rs1] < R[rs2])? 1 : 0
Set less than immediate unsigned	I	sltiu rd, rs1, imm12	R[rd] = (R[rs1] < SignExt(imm12))? 1 : 0
Load upper immediate	U	lui rd, imm20	R[rd] = SignExt(imm20 << 12)
Add upper immediate to PC	U	auipc rd, imm20	R[rd] = PC + SignExt(imm20 << 12)