EXAMPLE 5

Instruction Memory's file: 5th_fig465_MemEx5/inst.rom

This Mips pipeline implementation can handle branchs (with "nop" put by compiler) and forward data hazards

The user should set initial register values (linear) and DataRam (linear + 2). No data values are required.

Description: A simple sequence of four instructions with no data hazard.

```
LW r1,0(r4)
LW r2,4(r4)
ADD r3,r1,r2
SW r3, 8(r4)
```

LW r1,0(r4) – type I instruction

```
opcode = 35 rs = 4 rt = 1 imediate = 0
100011 00100 00001 00000000000000
0x8C810000
```

LW r2,4(r4) – type I instruction

ADD r3,r1,r2 – type R instruction

SW r3,8(r4) – type I instruction

```
opcode = 43 rs = 4 rt = 3 imediate = 8
101011 00100 00011 000000000001000
0xAC830008
```

The hexadecimal code example is:

```
LW r1,0(r4) - 0x8C810000

LW r2,4(r4) - 0x8C820004

ADD r3,r1,r2 - 0x00221820

SW r3, 8(r4) - 0xAC830008
```

Calculations check (with linear initial register values):

- 1. LW r1,0(r4) -R1 = M[1] = 32. LW r2,4(r4) -R2 = M[2] = 4
- 3. ADD r3,r1,r2 R3 = 7
- 4. SW r3, 8(r4) M[3] = 7