#### **EXAMPLE 4**

## **Instruction Memory's file:** 5th\_fig456\_MemEx4/inst.rom

This Mips pipeline implementation can handle branchs (with "nop" put by compiler) and forward data hazards

The user should set initial register values (linear). No data values are required.

**Description:** A simple sequence of five instructions with no data hazard.

```
ADD r1,r1,r1
SLT r2, r15, r1
BEQ r2,r0, -3
NOP
NOP
```

## **ADD r1,r1,r1** – type R instruction

# **SLT r2,r15,r1** – type R instruction

## **BEQ r2,r0,-3** – type I instruction

#### **NOP**

0x00000000

#### **NOP**

0x00000000

The hexadecimal code example is:

## *Calculations check (with linear initial register values):*

- 4. NOP
- 5. NOP

  - 4. NOP
  - 5. NOP

    - 4. NOP
    - 5. NOP

      - 4. NOP
      - 5. NOP – END.