EXAMPLE 2

Instruction Memory's file: 5th_fig456_MemEx2/inst.rom

This Mips pipeline implementation can handle branchs (with "nop" put by compiler) and forward data hazards

The user should set initial register values (linear). No data values are required.

Description: A simple sequence of three "add" instructions with PIPE EXE data hazard.

ADD r2,r1,r3 ADD r3,r2,r1 ADD r1,r3,r2

ADD r2,r1,r3 – type R instruction

ADD r3,r2,r1 – type R instruction

ADD r1,r3,r2 – type R instruction

The hexadecimal code example is:

```
ADD r2,r1,r3 – 0x00231020
ADD r3,r2,r1 – 0x00411820
ADD r1,r3,r2 – 0x00620820
```

Calculations check (with linear initial register values):

```
ADD r2,r1,r3 - r2 = 4
ADD r3,r2,r1 - r3 = 5
ADD r1,r3,r2 - r1 = 9
```