EXAMPLE 4

Instruction Memory's file: 5th_fig465_MemEx4/inst.rom

This Mips pipeline implementation can handle branchs (with "nop" put by compiler) and all data hazards

The user should set initial register values (linear). No data values are required.

Description: A simple sequence of five instructions with no data hazard.

```
ADD r1,r1,r1
SLT r2, r15, r1
NOP
NOP
BEQ r2,r0, -5
```

ADD r1,r1,r1 – type R instruction

SLT r2,r15,r1 – type R instruction

```
opcode = 0 rs = 15 rt = 1 rd = 2 sh = 0 func = 42
000000 01111 00001 00010 00000 101010
0x01E1102A
```

NOP

0x00000000

NOP

0x00000000

BEQ r2,r0,-7 – type I instruction

The hexadecimal code example is:

```
ADD r1,r1,r1 - 0x00210820

SLT r2, r15, r1 - 0x01E1102A

NOP - 0x00000000

NOP - 0x000000000

BEQ r2,r0, -5 - 0x1040FFFB
```

Calculations check (with linear initial register values):

- 1. ADD r1,r1,r1 -R1 = 22. SLT r2, r15, r1 -R2 = 0
- 3. NOP
- 4. NOP
- 5. BEQ r2,r0, -5 BACK TO THE FIRST INSTRUCTION
 1. ADD r1,r1,r1 R1 = 4
 2. SLT r2, r15, r1 R2 = 0

 - 3. NOP
 - 4. NOP
 - 5. BEQ r2,r0, -5 BACK TO THE FIRST INSTRUCTION
 1. ADD r1,r1,r1 R1 = 8
 2. SLT r2, r15, r1 R2 = 0

 - 3. NOP
 - 4. NOP
 - 5. BEQ r2,r0, -5 BACK TO THE FIRST INSTRUCTION
 1. ADD r1,r1,r1 R1 = 16
 2. SLT r2, r15, r1 R2 = 0

 - 3. NOP
 - 4. NOP
 - 5. BEQ r2,r0, -5 BRANCH IS NOT TAKEN
 - 6. End.