Belle Chess Hardware

First published in Advances in Computer Chess 3 (M. R. B. Clarke, editor), Pergamon Press, Oxford, 1983, pp. 45-54. Reprinted by permission of Pergamon Press Ltd.

Abstract

Champion and the North American describes the special-purpose hardware currently the World Computer Chess Computer Chess Champion. In human play, BELLE has consistently obtained master performance ratings. This paper

Introduction

Championships in Atlanta. A slightly fully clear that computer chess belonged to The first version of BELLE was written in 1973 and first competed in the fourth ACM revised version competed the next year in San Diego. This experience made it painthe fastest computer. During this time, others were working on chess hardware. Moussouris, Holloway and Greenblatt (1979) constructed a highly publicized machine but failed to include an evaluation function. Despain designed a chess machine, described by Babaoglu (1977), but

been embedded into hardware.

Coronto. This first machine at best broke never obtained funding for full construc-

machine, but the alpha-beta search has contains approximately 1700 chips. The overall structure is the same as the previous machine is controlled by an LSI-11/23

and Moore, 1975) was still carried out by a machine and entered it in the 1977 World even on speed, but it whetted our appetites machine was quite a bit larger (325 chips). It had three separate sections - a move genersition table. The alpha-beta search (Kunth minicomputer. This hardware/software tion. The authors built a small (25 chip) and gave us valuable experience. The next ator, a position evaluator and a transpocombination proved to be comparable to the largest mainframes. It entered the 1978 Washington DC) and 1979 (Detroit) ACM Championships, placing first and second The latest machine was designed and constructed over a period of six months and Computer Chess Championships respectively.

FIND-AGGRESSOR op-code finds the lowest running a general purpose time-sharing opening book, and operating system The LSI-11 contains the chess programs,

valued piece attacking a given square. The given square is, of course, the previously found victim square. The AGGRESSOR and the VICTIM squares are then the from and to squares for a chess move. alpha-beta machine that in turn controls a software. It interfaces to a micro-coded move generator, an evaluator and a

Transmitter

ined chess positions at about 200 positions

per second. The first chess machine did not change the speed much. The second machine increased the speed to about 5000

The software version of BELLE exam-

transposition table memory.

positions per second. The current machine

These numbers are hard to compare, but the chess-specific computing power has increased about 800 times while the general

runs at about 160,000 positions per second.

Each of the 64 circuits on the move generator consists of a transmitter, a receiver, a four-bit register holding the piece and a one-bit disable memory. Each transmitter sends signals to its (chess) neighbours. Likewise the receiver accepts signals from its neighbours.

The transmitter generates attacks component of the transmitter is a read-only memory (ROM). The ROM generates a set of wires active if the square contains the radiating from a square. The main corresponding piece. The global signal WHITE-TO-MOVE is true if White is on the move.

purpose computing has decreased by a

factor of 5.

The move generator is arranged in an 8×8

Move Generator

array of similar (except for edge effects) combinatorial circuits. The move generator

The rays (manhattan and diagonal) are propagated or generated at a square by a multiplexor selected with the square being plexors on each square; one for each ray direction. The pawn attack outputs are multiplexed north or south selected by empty or not. There are eight ray multi-WHITE-TO-MOVE.


The

transform to be performed is selected by a single wire op-code. The op-codes are

performs two transformations.

The FIND-VICTIM operation locates the

named FIND-VICTIM and FIND-AGGRESSOR.



Receiver

Q-bus

The receiver section analyzes the attacks generated by the transmitters. The main component of the receiver is a programmed logic array (PLA).

the four diagonal (bishop) ray attacks, the four manhattan (rook) ray attacks, and the The eight knight attacks are ORed together. Similarly the eight king attacks,


I Mby te.

MEM

two pawn attacks are ORed together. The PLA accepts the concentrated attack signals, the resident piece, white-to-move, the disable bit and the op-code. It generates seven priority signals corresponding to the value of the attacked piece.

The king attacked is ORed over all 64 squares and is treated specially as a CHECK condition code for the micro-coded pro-

DISK EVALUATOR MOVE GEN. POSITION CONTROL TRANS-Joe Condon and Ken Thompson The computer chess program BELLE is that gives BELLE its advantage: speed. MACHINE MICRO-CODED LSI-11/23



cessor. The job remaining is to select the highest priority of the remaining 64 x 6 signals and to discover where this signal priority encoding tree. The first level is The second level priority selection and which 4 × 4 section generated this comes from. This is done in a two level the location on the 4×4 section to performed on a local group of 4×4 squares. determines which prioity level is highest level. This information is combined with complete the task.

follows. The micro-code asserts FIND-VICTIM. This causes each transmitter to Move generation is performed as activate signals corresponding to the piece on each square. The receiver sections then attacks. The priority tree finds the highest enabled attacked piece. This takes place in ripple delay time through all the circuits activate priority leads for all enabled involved (roughly 250ns).

The micro-code latches the address of victim transmitter to radiate as the union of AGGRESSOR. This causes only the addressed all pieces (the super-piece). The same match an attack by the super-piece on a the attacked piece and then asserts FINDcircuitry as FIND-VICTIM is then used to find corresponding piece (for example, a bishop on the selected victim is found. This the attacker of this victim. The PLA will attacked by the super-piece, but only down a diagonal). The priorities are inverted by the PLA so that the lowest valued aggressor operation takes another 250ns.

location and then makes the indicated The micro-code latches the aggressor move. (The aggressor is moved to the victim and the old aggressor is cleared.) After the processing of this move, the

The aggressor is disabled and the next aggressors on this victim. This continues lowest priority aggressor is found until there are no more aggressors on this victim. The victim is disabled and all potential original victim and aggressor are restored. Then the next victim is found and then all aggressors (friendly pieces) are re-enabled. until all victims are exhausted.

This process is recursive. The 64 disable bits represent the state of the move generation. This state has to be saved and really a 64 word stack of 64 bits each. The state is saved by incrementing the address on the disable stack. The state is restored by all disable bits must be cleared as a new move generation is started. The 64 bits are decrementing the stack address.

The move generator contains some random logic to detect the special chess moves: castling, pawn promotion and en passant. Pawn promotion could have been that of a pawn move rather than that of a but the priority would have been roughly generate only promotions. When the flag is off, no promotions are generated. Thus a included in the normal move generation, PRO-ONLY, causes the affected PLAS to separate move generation loop exists in the micro-code to generate the promotions îrst. Since promotions are fairly rare, the micro-code usually only executes a single queen capture. Instead, a hardware flag, FIND-VICTIM + PRO-ONLY to determine that here are no promotions.

ncremental Evaluation Function

The evaluation function is broken into two evaluation functions, the incremental evaluation function and the slow evalu-

incremental function consists of a series of dated as the chess board is altered. A twophase machine tracks all write operations to the chess board. As a square is written, the incremental evaluator reads the old contents, issues a SUBTRACT cycle, then allows the new contents to be updated and ation function. As the name implies, the accumulators that are incrementally upissues an ADD cycle.

The Material Register

The total board material is maintained in a pair of registers - one for White, one for addressed by the material registers. The bonuses such as a bishop pair and a queen plus knight. Minimum mating material is registers calculates the stage of the game for each side. This is done by estimating the Black. Two bits in each register are allocated to count each of the queens, the number of pawns. Several material evaluations are accomplished by ROMS rook = 500, as given in beginning texts. Certain cooperating pieces are given balance is evaluated to encourage trading rooks, bishops and knights. Four bits count total material is calculated as queen = 900, evaluated by discounting a bishop or knight with no supporting pawns. A material pieces, but not pawns, when ahead. Another ROM attached to the material amount of enemy material on the board.

King Position

location. This ROM also evaluates the king's The location of each king is maintained registers indicating existence of friendly each of the possible pawn formations assuming the king is behind the pawns and it is a middle game. A fifth ROM examines pawn structure corresponding to the king's The actual evaluation is a weighted sum of the king safety and king centralization incrementally. There are also four 9-bit pawns on each wing. Four ROMS evaluate the actual king location and selects the centralization assuming it is an end game. selected by the stage of the game.

Piece Position

Every piece has a value for occupying a

bishops are penalized for being in their tally. Pawns are more valuable for being mobility is statically evaluated based on the squares that they occupy. Knights and centralised and for being advanced. Knight square. This value is maintained incremenoriginal square.

Hash Code

constant. This constant is xored into the bit hash code of the current position. This below. For every piece on every square (16 \times 64 = 1024) a ROM generates a different incremental hash accumulator on every The incremental evaluator maintains a 48is used by the transposition table described ADD OF SUBTRACT.

are summed and the total is made available in less than an instruction time. Thus the instruction and use the fast evaluation in the next. A conservative fast evaluation can quite often be used to cause a beta cutoff All of the above incremental evaluations micro-code can alter the board in one to the micro-code as a "fast evaluation". The fast value is available to the micro-code without the need for a full evaluation.

Slow Evaluation

nously initiated on every write to the chess about 2µs. If another occurs before the started again. Like the move generator, the slow evaluator consists of 64 similar circuits. Two separate evaluations are evaluation to obtain the full position evaluboard. It is an eight cycle sequence taking sequence is finished, the operation is The slow evaluation consists of small positional considerations added to the fast ation. The slow evaluation is asynchroaccomplished over the eight cycles.

Pawn Evaluation

formations. The friendly and enemy pawns the file to each side. Separate evaluations Each cycle examines a file for pawn are examined on the file in question and on are obtained for passed pawns, isolated pawns, backward pawns and doubled pawns. These values are summed and accumulated over the eight files.

ay Evaluation

On every square, there is a finite state machine. Its input is a ray state, the piece occupying the square, a bit from the pawn evaluator indicating that this square is evaluator indicating that this square is a behind enemy lines, a bit from the pawn piece outpost, and a bit from the king location ROM that this square is near the enemy king. The output of the finite state ray evaluation to be accumulated over the eight slow evaluator cycles. The input state machine is an output ray state and a 4-bit evaluation. All 4-bit evaluations are summed in an adding tree to yield a 10-bit to each finite state machine is selected by an 8-to-1 multiplexor connected to the output states of the square's nearest neighbours. The multiplexor is selected by the phase of the eight evaluator cycles. Thus on the first phase, all of the finite state evaluating rook and queen rays in that direction. The next cycle connects the west. After the eight cycles, every ray on the machines are connected north to south finite state machines north-east to southchess board has been examined and accumulated.

The accumulated slow evalaution is added to the fast evaluation and made available to the micro-code. A condition code indicating that the slow evaluator is busy is available to the micro-code. Thus the micro-code can wait for the full static evaluation (fast plus slow) to become stable.

Transposition Table

The transposition table is an associative memory addressed by current board position. It is used as a cache of recently evaluated positions. It is also used to detect repeated positions. For every position remembered, two 16-bit data words are available to the micro-code. The use of these words will be described later.

The transposition table is implemented by a small fast (90ns cycle) micro-processor. The micro-processor manipulates the control leads of a standard commercial bus containing a megabyte of memory. The memory is viewed as 128K 8-byte positions. The positions are addressed by 16 of the 48 incremental hash code bits and white-ro-move. Thus the memory is divided into

with black to move. Four of the eight content bytes are used to hold the two 16-bit data words used by the micro-code. The remaining four content bytes hold the remaining 32 hash-code bits. The extra hash code is used to resolve collisions in the original hash addressing. There will be a false match approximately every 2³² probes. (Note that 2³² times the probe interval is about 30 hours.)

The micro-processor accepts and executes four instructions from the main micro-code. Clear writes zero in all of the memory. Read will compare the 32-bit hash code at the current hash address to the incremental hash code. If it matches, the two 16-bit data words are read and made available to the micro-code. Write will overwrite the current hash address position with 32-bits of incremental hash code and two 16-bit words made available from the micro-code. Test is used for diagnostics and not during normal operation.

The memory speed is approximately a microsecond per 16-bit word. Thus a read operation takes I µs for a typical miss and 4 µs for a hit. A write operation takes 4 µs. The clear operation takes a half-second.

The Micro-Code

The micro-code is implemented on a IK × 64-bit horizontal micro-processor. Its main function is to perform an alpha-beta search using the move generator, evaluation functions and transposition table. The clock for the micro-code runs in two phases. The first phase is of constant duration and selects the timing of the second phase. Thus each micro-instruction selects its own execution time. The shortest instruction (a simple jump on a condition) takes 100ns. The longest instruction (maximum delay through the move generator) takes 375ns.

The micro-code simultaneously controls the gating on four separate data buses—the 16-bit board address bus, the 5-bit piece type bus and the 10-bit micro-instruction counter bus. Each of the buses has a 256 word read-write stack memory. All of the stacks are addressed by a 6-bit increment/decrement counter that points at the base of a four word stackframe. This stack pointer also addresses the stack of disable

bits in the move generator. A stack offset of —8 to +7 comes from each micro-instruction. Thus a micro-instruction can access any word in the last two stack frames, the current stack frame or the next stack frame. (This is just convention since there is nothing magical about the current frame.)

COMPOSER CHESS COMPENDIO

The Value Bus

The value bus is used to perform the minimal calculations necessary to implement the alpha-beta sarch needed in chess. The value bus gates 16-bit values to and from the stack, transposition table, evaluators and the LSI-11. The only operations available on these are add and compare. For diagnostic purposes, there are also connections on the value bus to and from the other buses.

Eight of the value bus lines can be sensed as condition codes in the micro-code. Commands from the LSI-11 are decoded by a binary search on these value bus lines. Flags stored in the transposition table are also tested with these condition codes.

The Board Address and Piece Type Buses

The board address and piece type buses are used to read and write the board memories in the move generator, incremental evaluator and slow evaluator. The stacks on these buses hold the altered contents of the chess board after a move has been made so that the state of the chess board can be restored.

The Micro-instruction Counter Bus

The micro-instruction bus is used to gate micro-instruction jump addresses. The stack is used to hold recursive return addresses.

The Algorithm

The micro-code accepts and executes nearly fifty comands from the LSI-11. Most are diagnostic in nature. Only one command is important from a chess point of view — execute a full width alpha-beta search to a given depth. The approximate algorithm used is given in an Algol-like language below.

 $v = -\text{search}(-\beta, -\alpha, n);$ $v = -quies(-\beta, -\alpha);$ while (next_move()) return (DRAW); return (MATE); restore_move(); return (B); if (in_check()) make move(); search(α , β , n) { if (no_moves()) if (!in_check()) $if(v \ge \beta)$ $if(v > \alpha)$ n = n-1; if(n > 0) $\alpha = v$; return (a); else

if (fast_eval()—MARGIN $\geq \beta$) return (search(α , β , 0); $v = -quies(-\beta, -\alpha);$ while (next_capture()) restore_move(); return (β) ; make_move(); $v = slow_eval();$ $\{if(v \ge \beta) | return(\beta);$ $if (v \ge \beta)$ if (in_check()) return (β) ; $f(v > \alpha)$ $\alpha = v$: return (α) ; $f(v > \alpha)$ quies (α, β) $\alpha = v$;

Search will perform an n-ply full width alpha-beta search. Getting out of check does not count as a ply. At each leaf of the full width search, a quiescence search is performed. The quiescence search examines captures to an arbitrary depth and also all moves are examined to get out of check.

Not shown in the C code is the transposition table. On every full width ransposition table is consulted. If it cessing is performed as described below. If match should be treated as a repeat of the position (DRAW). When processing of this node is complete, one of three results is cutoff and the alpha value; (3) a true value and that value. Along with the type of table node, but not at quiescence nodes, the matches the current position, some prothe processing does not cause the node to along with an ACTIVE flag. This is a warning be exited, then the current position is written in the transposition table entry to descendant nodes that a subsequent stored in the transposition table entry: (1) a beta cutoff and the beta value; (2) an alpha entry and value is stored the depth to which this entry is valid.

ACTIVE flag is set the node is immediately the node is not as great as the desired depth or equal to the stored alpha value. This is one. This is done only if it improves lowers) the current beta. This reduction of rent node. This is checked with a possible beta value (minus one) can replace the curent alpha value. Likewise, this is only Now it is possible to describe the processing done when entering a node after a match in the transposition table. First if the of search, then normal processing conmeans the value of the position is less than mplemented by setting the current beta parameter to the stored alpha value plus beta can cause an alpha cutoff on the curearly exit from the search. Next, if the stored value is a beta cutoff, then the stored exited with a value of DRAW. If the depth in inues. If this node was an alpha cutoff, that done if it improves (increases) alpha and when done it can cause a beta cutoff. Lastly,

if the stored table entry is an exact value, that is returned.

A quiescent node that has a fast evaluation beta cutoff takes about 3 μ s. The average execution time for a node is between 5 μ s and 10 μ s depending on position.

Construction

wire-wrap boards. The move generator is move generator board implements a 4 \times 4 other boards are altered to acheive the desired rotations and reflections. The north-west boards so that pawns will move in the right directions. The evaluator is also of the move generator priority tree all fit on a board. The incremental evaluator, slow evaluation controller, slow evaluation The chess hardware is built on ten large made out of four identical boards. Each quarter of the chess board. Each part is quarter of the chess board. Addresses to the colours of the pieces along with WHITE-TO-MOVE are inverted to the north-east and plementing a 4 \times 4 section. The microconstructed as if if were the south-west made from four identical boards each imcode, LSI-11 interface, and the second level accumulator and transposition table microprocessor fit on the last board.

Most of the components are low power Most of the components are low power Schottky (LS) logic. This logic family is slightly slower than Schottky (S) logic, but draws much less power, thus reducing power supplies and cooling. The complete machine (LSI-11, disk, transposition memory, chess machine and power supplies) fits in a box 46cm × 48cm by 71cm tall. It weighs about 60kg. It is portable, but one has to be dedicated to take it anywhere.