# **Project Checkpoint 4**

Simple Processor -- R-type and I-type

## Logistics

This is the first checkpoint for our processor. We will post clarifications, updates, etc. on Sakai and Ed.

- Due: Friday, November 4, 2022, by 11:59 PM. (Duke Time).
  - o Late policy can be found on the course webpage/syllabus
- Collaboration: you have to form a group of two or three. It's recommended to keep the same group until the last project.

#### Introduction

In this and the next checkpoints, you will design and simulate a <u>single-cycle 32-bit processor</u>, using Verilog. A skeleton has been built for you, including many of the essential components that make up the CPU. <u>This skeleton module includes the top-level entity ("skeleton")</u>, processor ("processor"), data memory ("dmem"), instruction memory ("imem"), and regfile (regfile").

Your task is to generate the processor module. Please make sure that your design:

- Integrates your register file and ALU units
- Properly generates the dmem and imem files by generating Quartus syncram components

For this checkpoint, you are required to implement some basic functionalities of a processor. Specifically, you will implement the following *R-type and I-type* instructions: *add, addi, sub, and, or, sll, sra, sw, and lw*. DO NOT implement J-type (and other I-type) instructions in this checkpoint. In the next checkpoint, you will add other instructions to be supported by your processor.

#### **Module Interface**

Designs that do not adhere to the following specification will incur significant penalties.

Please follow the provided basecode in the cpuone-base directory. Do not make any modifications to the interface of processor or regfile. The basecode includes a skeleton file that serves as a wrapper around your code. **The skeleton is the top-level module** and it allows for integrating all of your required components together. Please make sure your code compiles with the skeleton set as the top-level entity before submission.

## **Permitted and Banned Verilog**

Designs that do not adhere to the following specifications cannot receive a score.

No "megafunctions."

Tip: think about whether your codes can specify only one design!

#### Use structural Verilog like:

```
• and and_gate(output_1, input_1, input_2 ...);
```

Not allowed to use SystemVerilog or syntactic sugar like:

```
+, -, *, /, %, **, ==, >=, &&, ||, !, <<, <<<, etc</li>
if, else, and case statements, for loop, etc
```

except in constructing your <u>DFFE</u> and clock dividers (i.e., you can use whatever you need to construct the designs). Please name the DFFE module file 'dffe.v' to allow the style checker to bypass your DFFE implementation, or ignore the violation message when it points to your DFFE or clock divider lines. If you decide to use the reference alu/regfile we provided, do not change the file name.

Also, feel free to use the following syntactic sugar and primitives:

- Bitwise not(~)
- assign ternary output = cond ? High : Low;
  - The ternary operator is a simple construction that passes on the "High" wire if the cond wire is asserted and "Low" wire if the cond wire is not asserted
- generate if, generate for, and/or genvar
  - It could reduce the repeated lines but maintain the structural design
  - Any expression to specify the range, e.g., a[(i+24)%7]

## Grading

Grading will be different from previous project grading methods:

- Your code will be run as previous project checkpoints have been and <u>grade is based</u> on correctness. Please make sure you have instantiated all the modules giving <u>proper names or your code may not work in our environment.</u>
- A grading skeleton file, imem, and dmem will be swapped with yours
- Your skeleton module will take in a 50 MHz clock (and reset). Your skeleton module must output the <u>four clocks in order to receive credit (imem\_clock, dmem\_clock, processor\_clock, and regfile\_clock)</u>.

Please submit your regrading request on Gradescope within one week after the grade is published.

## **Other Specifications**

Designs that do not adhere to the following specifications will incur significant penalties.

Your design must operate correctly with a **50 MHz clock**. You may use **clock dividers** (see this link for background) as needed for your processor to function correctly. Also, in the setup of your project in Quartus, make sure to pick the correct device (designated in Recitation 1).

- 1. Memory rules:
  - a. Memory is **word**-addressed (32-bits per read/write)
  - b. Instruction (imem) and data memory (dmem) are separate
  - c. Static data begins at data memory address 0
  - d. Stack data begins at data memory address 2^16-1 and grows downward
- 2. After a reset, all register values should be 0 and program execution begins from instruction memory address 0. Instruction and data memories are not reset.

#### Register Naming

We use two conventions for naming registers:

• \$i or \$ri, e.g. \$r23 or \$23; this refers to the same register, i.e. register 23

### **Special Registers**

- \$r0 should always be zero
  - Protip: make sure your bypass logic handles this
- (\$r30 **) s the status register, also called** \$rstatus
  - It may be set and overwritten like a normal register; however, as indicated in the ISA, it can also be set when certain exceptions occur
  - Exceptions take precedent when writing to \$r30
- \$r31 or \$ra; is the return address register, used during a jal instruction
  - o It may also be set and overwritten like normal register

clock divider reset & initialize????
regfile reset???

## **Submission Instructions**

Designs which do not adhere to the following specifications cannot receive a score.

- When using **Gradescope**, please submit **one** .**zip file** and the file should include your code and a README.md file. For **Github** submission, click 'connect GitHub', link your account, and select the correct repo and branch you want to submit.
- One group should submit only one work. Select 'group member' at the bottom
  right of the submission page on Gradescope. Make sure you add all group members
  before submission. Group members should be able to see the same submission.
- Submitted files should include a README.md file and all necessary \*.v modules to
  execute your processor. The autograder will read and examine all .v files in the .zip
  file; therefore, you may be able to include subdirectories but you should be aware
  that if you submit unnecessary .v files it could cause compile errors.
- Make sure the name of all testbench files ends with '\_tb.v'; otherwise, it will be
  involved in the style check and negatively affect your submission grade.
- A README.md (written in markdown, Github flavor) should include
  - Your and your partner's name and netID
  - A text description of your design implementation. Please clarify your processor structure (i.e. the function and explanation of each module or .v file).
  - If there are bugs or issues, descriptions of what they are and what you think caused them

## ISA

| Instruction                          | ALU Opcode               | Туре | Operation  |  |  |  |
|--------------------------------------|--------------------------|------|--|--|--|--|
| add \$rd, \$rs, \$rt                 | 00000 (00000)            | R    | <pre>\$rd = \$rs + \$rt \$rstatus = 1 if overflow</pre>  |  |  |  |
| addi \$rd, \$rs, N                   | 00101                    | I    | \$rd = \$rs + N<br>\$rstatus = 2 if overflow   |  |  |  |
| sub \$rd, \$rs, \$rt                 | 00000 (00001)            | R    | <pre>\$rd = \$rs - \$rt \$rstatus = 3 if overflow</pre>  |  |  |  |
| and \$rd, \$rs, \$rt                 | 00000 (00010)            | R    | \$rd = \$rs & \$rt   |  |  |  |
| or \$rd, \$rs, \$rt                  | 00000 (00011)            | R    | \$rd = \$rs   \$rt   |  |  |  |
| sll \$rd, \$rs, shamt                | 00000 (00100)            | R    | <pre>\$rd = \$rs &lt;&lt; shamt</pre>  |  |  |  |
| sra \$rd, \$rs, shamt                | 00000 (00101)            | R    | <pre>\$rd = \$rs &gt;&gt;&gt; shamt</pre>  |  |  |  |
| sw \$rd, N(\$rs)                     | 00111                    | I    | MEM[\$rs + N] = \$rd   |  |  |  |
| lw \$rd, N(\$rs)                     | 01000                    | I    | rd = MEM[\$rs + N]   |  |  |  |
| jТ                                   | 00001                    | JI   | PC = T (not required for this checkpoint)  |  |  |  |
| bne \$rd, \$rs, N                    | 00010                    | I    | <pre>if (\$rd != \$rs) PC = PC + 1 + N (not required for this checkpoint)</pre>                      |  |  |  |
| jal T                                | 00011                    | JI   | <pre>\$r31 = PC + 1, PC = T (not required for this checkpoint)</pre>                                 |  |  |  |
| jr \$rd                              | 00100                    | JII  | <pre>PC = \$rd (not required for this checkpoint)</pre>  |  |  |  |
| blt \$rd, \$rs, N                    | 00110                    | I    | <pre>if (\$rd &lt; \$rs) PC = PC + 1 + N (not required for this checkpoint)</pre>                    |  |  |  |
| bex T                                | 10110                    | JI   | <pre>if (\$rstatus != 0) PC = T (not required for this checkpoint)</pre>                             |  |  |  |
| setx T                               | 10101                    | JI   | <pre>\$rstatus = T (not required for this checkpoint)</pre>  |  |  |  |
| <pre>custom_r \$rd, \$rs, \$rt</pre> | 00000<br>(01000 - 11111) | R    | <pre>\$rd = custom_r(\$rs, \$rt) (For use on Final Project - not required for this checkpoint)</pre> |  |  |  |
| custom                               | xxxxx+                   | Х    | Whatever custom instructions you need for your Final Project - not required for this checkpoint      |  |  |  |

#### **Instruction Machine Code Format**

| Instruction<br>Type | Instruction Format |                          |                   |                 |                 |                      |                 |                 |  |  |  |
|---------------------|--------------------|--------------------------|-------------------|-----------------|-----------------|----------------------|-----------------|-----------------|--|--|--|
| R                   |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
|                     | Opcode<br>[31:27]  | \$rd<br>[26 <b>:</b> 22] | \$rs<br>[21:      | 17]             | \$rt<br>[16:12] | shamt<br>[11:7]      | ALU op<br>[6:2] | Zeroes<br>[1:0] |  |  |  |
|                     |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
| I                   |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
|                     | Opcode<br>[31:27]  |                          |                   | \$rs<br>[21:17] |                 | Immediate (N) [16:0] |                 |                 |  |  |  |
|                     |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
| JI                  |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
|                     | Opcode<br>[31:27]  |                          | Target (T) [26:0] |                 |                 |                      |                 |                 |  |  |  |
|                     |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
| JII                 |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |
|                     | Opcode<br>[31:27]  | \$rd<br>[26:22           | 2]                | Zero<br>[21:    |                 |                      |                 |                 |  |  |  |
|                     |                    |                          |                   |                 |                 |                      |                 |                 |  |  |  |

#### **ISA Clarifications**

- 1. I-type immediate field [16:0] (N) is signed and is sign-extended to a signed 32-bit integer.
- 2. JII-type target field [26:0] (T) is unsigned. PC and STATUS registers' upper bits [31:27] are guaranteed to never be used.

#### Resources

We have provided base codes in the cpuone-base directory. Sample alu.v and regfile.v files can be found in the reference directory for you to use if you are not confident in your own. Feel free to modify the given reference files to suit your own design. Here are some hints for testing your processor. Generally, you would want to write instructions in assembly (e.g., the basic\_test.s and halfTestCases.s files in the reference directory), and convert it to a .mif file using the assembler. An assembler is provided to help you convert the instruction into machine code and generate the memory initialization file (.mif) for your design. You can get the assembler here. Then you can change the init\_file for your imem to the location of the newly generated mif file. After you have set up your imem .mif file, you can either run a testbench or waveform to observe the behavior of your processor. Please remember to revert the change when declaring internal wires as outputs temporarily for testing purposes.