



RD4760_LEPUS BOARD


Schematic Revision 1.3


Title	Page
COVER SHEET	1
SYSTEM ARCHITECTURE	2
DDR2	3
Nand/SD/BOOT/Key	4
UART/OWI/SPINOR	5
RESET	6
POWER	7
USB OTG/EEPROM/PS2	8
SPK/MIC/PCM	9
AUDIO/VIDEO	10
LCD	11
TS/CAMERA/EPD/JDI/SCC	12
ETHERNET/GPS	13
REVISION HISTORY	14


	INGENIC SEMICONDUCTOR CO.,LTD							
Title	RD4760_LEPUS							
Size B	Document Number COVER					Rev 1.3		
Date:	Friday, November 05, 2010	Sheet	1	of	14			
































Data	Revision	Change	
Apr.20 2010	Rev1.0	First released Revision	
May.21 2010	Rev1.1	 Change jz4760_V1.6 to jz4760_V1.8 Remove reset chip IMP811 on PAGE6 Delete net name PWM0 on PAGE7 Change VRTC chip U9 from RT9169-33PVL to RT9169-18PVL on PAGE7 Change pullup signal on net CHARG_STAT_N from VRTC33 to BAT-V on PAGE7 Change U27 from RT9179AGB to RT9179BGB and controll is DRVVBUS on PAGE8 Add 1Kohm ID pullup resistance to +3.3V on PAGE9 Adjust C131~C142 to NC on PAGE9 Adjust C131~C142 to NC on PAGE9 Remove U19,R176,C117 on PAGE8 Change 8bit and 4bit SD/MMC card pullup resistance to 10Kohm on PAGE4 Change left and right channel of J12 on PAGE10 Change C204,C205 to R178,R179 on PAGE9 Remove C198~C203 on PAGE9 Remove C132,C136,C140 on PAGE9 Remove C134,C138,C142 on PAGE9 Change C193,C194 to R180,R181 on PAGE10 Change C143,C144 from 0.1uF to 1nF on PAGE10 Add GR14,GR15 for GU1 on PAGE14 	
Jun.24 2010	Rev1.1.1	 Change R23 R27 to NC on PAGE3 Change net on SW11 from aux to aux1 on PAGE4 Change GF1 to BF9037 on PAGE14 Add insert detection net JD and adjust net HPSENSE on PAGE10 Adjust c43~c45 c58~c60 to 0.01uF and c46~c47 c61~c63 to 1nF on PAGE6 	
Jul.15 2010	Rev1.1.2	 Change jz4760_V1.8 to jz4760_V1.9 Delete net CHROMA_U and CHROMA_V on PAGE 10 Delete VGA output circuit 	
Jul.23 2010	Rev1.2	Change D6 from MBR0520 to WSB5819 on PAGE08 Adjust LUMA output to AUDIO JACK 12 and delete J24 on PAGE10 Add insert detection circuit on PAGE10	
Oct.29 2010	Rev1.2.1	1. Adjust R59 to 680K,R117 to 1M,R120 to 332K and R78,R93 to NC for power loose on PGAE6 and PAGE9	
Nov.5 2010	Rev1.3	Delete two test point TP8 TP9 and add SA0 SA4 and SA5 for ethernet test on PAGE5 Add R186,R187 for ethernet test on PAGE13 and adjust R70 to 121K on PAGE7	

INGENIC SEMICONDUCTOR CO.,LTD						
Title	RD4760_LEPUS					
Size B	Document Number REVISION HISTORY					Rev 1.3
Date:	Tuesday, November 09, 2010	Sheet	14	of	14	

5 4 3 2