

AR0132AT Register Reference

For more information, refer to the data sheet on Aptina's Web site: www.aptina.com

AR0132AT Register Reference

Aptina Confidential and Proprietary



AR0132AT: Register Reference Table of Contents

Table of Contents

Introduction
Register Address Space4
Register Notation
Register Aliases
Bit Fields4
Byte Ordering5
Address Alignment5
Bit Representation
Data Format5
Register Behavior6
Double-Buffered Registers6
Bad Frames6
Register Summary Table
Manufacturer-Specific Register List
Register Descriptions
Manufacturer-Specific Register Descriptions
Revision History

Aptina Confidential and Proprietary



AR0132AT: Register Reference List of Tables

List of Tables

Table 1:	Register Address Space	4
Table 2:	Register Notation	5
	Manufacturer-Specific Register List	
	Manufacturer-Specific Register Descriptions	



AR0132AT: Register Reference Introduction

Introduction

This register reference is provided for engineers who are designing cameras that use the AR0132AT.

Register Address Space

The AR0132AT provides a 16-bit register address space accessed through a serial interface. Each register location is 8 or 16 bits in size.

The address space is divided into the five major regions shown in Table 1.

Table 1: Register Address Space

Address Range	Description	
0x0000-0x0FFF	Reserved	
0x1000-0x1FFF	Reserved	
0x2000-0x2FFF	Reserved	
0x3000-0x3FFF	Manufacturer-specific registers (read-only and read-write dynamic registers)	
0x4000-0xFFFF	Reserved	

Register Notation

The underlying mechanism for reading and writing registers provides byte write capability. However, it is convenient to consider some registers as multiple adjacent bytes. The AR0132AT uses 8-bit, 16-bit, and 32-bit registers, all implemented as 1 or more bytes at naturally aligned, contiguous locations in the address space.

In this document, registers are described either by address or by name. When registers are described by address, the size of the registers is explicit. For example, R0x3024 is an 8-bit register at address 0x3024, and R0x3000–1 is a 16-bit register at address 0x3000–0x3001. When registers are described by name, the size of the register is implicit. It is necessary to refer to the register table to determine that model_id is a 16-bit register.

Register Aliases

A consequence of the internal architecture of the AR0132AT is that some registers are decoded at multiple addresses. Some registers in "configuration space" are also decoded in "manufacturer-specific space." To provide unique names for all registers, the name of the register within manufacturer-specific register space has a trailing underscore. For example, R0x0000–1 is model_id, and R0x3000–1 is model_id_. The effect of reading or writing a register through any of its aliases is identical.

Bit Fields

Some registers provide control of several different pieces of related functionality, and this makes it necessary to refer to bit fields within registers. As an example of the notation used for this, the least significant 4 bits of the model_id register are referred to as model_id[3:0] or R0x3000–1[3:0].



AR0132AT: Register Reference Register Notation

Byte Ordering

Registers that occupy more than 1 byte of address space are shown with the lowest address in the highest-order byte lane to match the byte-ordering on the bus. For example, the model_id register is R0x3000–1. In the register table the default value is shown as 0x2400. This means that a READ from address 0x3000 would return 0x24 and a READ from address 0x3001 would return 0x00. When reading this register as two 8-bit transfers on the serial interface, the 0x24 will appear on the serial interface first, followed by the 0x00.

Address Alignment

All register addresses are aligned naturally. Registers that occupy two bytes of address space are aligned to even 16-bit addresses, and registers that occupy four bytes of address space are aligned to 16-bit addresses that are an integer multiple of 4.

Bit Representation

For clarity, 32-bit hex numbers are shown with an underscore between the upper and lower 16 bits. For example: 0x3000_01AB.

Data Format

Most registers represent an unsigned binary value or set of bit fields. For all other register formats, the format is stated explicitly at the start of the register description. The notation for these formats is shown in Table 2.

Table 2: Register Notation

Name	Description
FIX16	Signed fixed-point, 16-bit number: two's complement number, 8 fractional bits. Examples: 0x0100 = 1.0, 0x8000 = -128, 0xFFFF = -0.0039065
UFIX16	Unsigned fixed-point, 16-bit number: 8.8 format. Examples: 0x0100 = 1.0, 0x280 = 2.5
FLP32	Signed floating-point, 32-bit number: IEEE 754 format. Example: 0x4280_0000 = 64.0



AR0132AT: Register Reference Register Behavior

Register Behavior

Registers vary from "read-only," "read/write," and "read, write-1-to-clear."

Double-Buffered Registers

Some sensor settings cannot be changed during frame readout. For example, changing x_addr_start partway through frame readout would result in inconsistent row lengths within a frame. To avoid this, the AR0132AT double-buffers many registers by implementing a "pending" and a "live" version. READs and WRITEs access the pending register; the live register controls the sensor operation.

The value in the pending register is transferred to a live register at a fixed point in the frame timing, called frame start. Frame start is defined as the point at which the first dark row is read out internally to the sensor. In the register tables the "Sync'd" column shows which registers or register fields are double-buffered in this way.

Bad Frames

A bad frame is a frame where all rows do not have the same integration time or where offsets to the pixel values have changed during the frame.

Many changes to the sensor register settings can cause a bad frame. For example, when line_length_pck is changed, the new register value does not affect sensor behavior until the next frame start. However, the frame that would be read out at that frame start will have been integrated using the old row width, so reading it out using the new row width would result in a frame with an incorrect integration time.

By default, bad frames are not masked. If the masked bad frame option is enabled, both LV and FV are inhibited for these frames so that the vertical blanking time between frames is extended by the frame time.

In the register tables, the "Bad Frame" column shows where changing a register or register field will cause a bad frame. This notation is used:

N—No. Changing the register value will not produce a bad frame.

Y—Yes. Changing the register value might produce a bad frame.

YM—Yes; but the bad frame will be masked out when mask_corrupted_frames (R0x301A[9]) is set to "1."





Register Summary Table

Note: Green1 to corresponds to greenB; green2 corresponds to greenR

Caution Writing and changing the value of a reserved register (word or bit) puts the device in an

unknown state and may damage the device.

Manufacturer-Specific Register List

Table 1: Manufacturer-Specific Register List

Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R12288	chip_version_reg	dddd dddd dddd	9216
(R0x3000)		dddd	(0x2400)
R12290	y_addr_start	0000 00dd dddd	2
(R0x3002)		dddd	(0x0002)
R12292	x_addr_start	0000 0ddd dddd	0
(R0x3004)		dddd	(0x0000)
R12294	y_addr_end	0000 00dd dddd	965
(R0x3006)		dddd	(0x03C5)
R12296	x_addr_end	0000 0ddd dddd	1283
(R0x3008)		dddd	(0x0503)
R12298	frame_length_lines	dddd dddd dddd	990
(R0x300A)		dddd	(0x03DE)
R12300	line_length_pck	dddd dddd dddd	1650
(R0x300C)		ddd0	(0x0672)
R12302 (R0x300E)	revision_number	dddd dddd	80 (0x50)
R12304	lock_control	dddd dddd dddd	48879
(R0x3010)		dddd	(0xBEEF)
R12306	coarse_integration_time	dddd dddd dddd	16
(R0x3012)		dddd	(0x0010)
R12308	fine_integration_time	dddd dddd dddd	0
(R0x3014)		dddd	(0x0000)
R12310	coarse_integration_time_cb	dddd dddd dddd	16
(R0x3016)		dddd	(0x0010)
R12312	fine_integration_time_cb	dddd dddd dddd	0
(R0x3018)		dddd	(0x0000)
R12314	reset_register	d00d dddd dddd	4312
(R0x301A)		dddd	(0x10D8)
R12318	data_pedestal	0000 dddd dddd	200
(R0x301E)		dddd	(0x00C8)
R12326 (R0x3026)	gpi_status	0000 0000 0000 ????	0 (0x0000)
R12328	row_speed	0000 0000 0ddd	16
(R0x3028)		0000	(0x0010)
R12330	vt_pix_clk_div	0000 0000 dddd	6
(R0x302A)		dddd	(0x0006)
R12332	vt_sys_clk_div	0000 0000 000d	1
(R0x302C)		dddd	(0x0001)





Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R12334	pre_pll_clk_div	0000 0000 00dd	2
(R0x302E)		dddd	(0x0002)
R12336	pll_multiplier	0000 0000 dddd	44
(R0x3030)		dddd	(0x002C)
R12338	digital_binning	0000 0000 00dd	0
(R0x3032)		00dd	(0x0000)
R12346	frame_count	dddd dddd dddd	65535
(R0x303A)		dddd	(0xFFFF)
R12348 (R0x303C)	frame_status	0000 0000 0000 00??	0 (0x0000)
R12352	read_mode	dd00 0000 0000	0
(R0x3040)		0000	(0x0000)
R12356	dark_control	000d ddd0 d000	1028
(R0x3044)		0d00	(0x0404)
R12358 (R0x3046)	flash	??00 000d d000 0000	0 (0x0000)
R12374	green1_gain	0000 0000 dddd	32
(R0x3056)		dddd	(0x0020)
R12376	blue_gain	0000 0000 dddd	32
(R0x3058)		dddd	(0x0020)
R12378	red_gain	0000 0000 dddd	32
(R0x305A)		dddd	(0x0020)
R12380	green2_gain	0000 0000 dddd	32
(R0x305C)		dddd	(0x0020)
R12382	global_gain	0000 0000 dddd	32
(R0x305E)		dddd	(0x0020)
R12388	embedded_data_ctrl	000d dddd d000	6530
(R0x3064)		dddd	(0x1982)
R12398	datapath_select	dddd dddd 000d	37392
(R0x306E)		00dd	(0x9210)
R12400	test_pattern_mode	0000 000d 0000	0
(R0x3070)		0ddd	(0x0000)
R12402	test_data_red	0000 dddd dddd	0
(R0x3072)		dddd	(0x0000)
R12404	test_data_greenr	0000 dddd dddd	0
(R0x3074)		dddd	(0x0000)
R12406	test_data_blue	0000 dddd dddd	0
(R0x3076)		dddd	(0x0000)
R12408	test_data_greenb	0000 dddd dddd	0
(R0x3078)		dddd	(0x0000)
R12412 (R0x307C)	exposure_t2	???? ???? ????	0 (0x0000)
R12416 (R0x3080)	exposure_t3	????? ????? ?????	0 (0x0000)
R12418	operation_mode_ctrl	0000 0000 00dd	41
(R0x3082)		dddd	(0x0029)





Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R12420	operation_mode_ctrl_cb	0000 0000 00dd	40
(R0x3084)		dd00	(0x0028)
R12422	seq_data_port	dddd dddd dddd	0
(R0x3086)		dddd	(0x0000)
R12424 (R0x3088)	seq_ctrl_port	?d00 000d dddd dddd	49152 (0xC000)
R12426	x_addr_start_cb	0000 Oddd dddd	0
(R0x308A)		dddd	(0x0000)
R12428	y_addr_start_cb	0000 00dd dddd	2
(R0x308C)		dddd	(0x0002)
R12430	x_addr_end_cb	0000 Oddd dddd	1283
(R0x308E)		dddd	(0x0503)
R12432	y_addr_end_cb	0000 00dd dddd	965
(R0x3090)		dddd	(0x03C5)
R12446	ers_prog_start_addr	0000 000d dddd	406
(R0x309E)		dddd	(0x0196)
R12448 (R0x30A0)	x_even_inc	0000 0000 0000 000?	1 (0x0001)
R12450	x_odd_inc	0000 0000 0000	1
(R0x30A2)		000d	(0x0001)
R12452 (R0x30A4)	y_even_inc	0000 0000 0000 000?	1 (0x0001)
R12454	y_odd_inc	0000 0000 0ddd	1
(R0x30A6)		dddd	(0x0001)
R12456	y_odd_inc_cb	0000 0000 0ddd	1
(R0x30A8)		dddd	(0x0001)
R12458	frame_length_lines_cb	dddd dddd dddd	990
(R0x30AA)		dddd	(0x03DE)
R12460 (R0x30AC)	exposure_t1	???? ???? ???? ????	0 (0x0000)
R12464	digital_test	dddd dddd dddd	4864
(R0x30B0)		Odd0	(0x1300)
R12466	tempsens_data	0000 00dd dddd	0
(R0x30B2)		dddd	(0x0000)
R12468	tempsens_ctrl	0000 0000 00dd	0
(R0x30B4)		dddd	(0x0000)
R12474	digital_ctrl	0000 0000 0000	8
(R0x30BA)		dddd	(0x0008)
R12476	green1_gain_cb	0000 0000 dddd	32
(R0x30BC)		dddd	(0x0020)
R12478	blue_gain_cb	0000 0000 dddd	32
(R0x30BE)		dddd	(0x0020)
R12480	red_gain_cb	0000 0000 dddd	32
(R0x30C0)		dddd	(0x0020)
R12482	green2_gain_cb	0000 0000 dddd	32
(R0x30C2)		dddd	(0x0020)





Register	Name	Data Format	Default Value	
Dec(Hex)		(Binary)	Dec(Hex)	
R12484	global_gain_cb	0000 0000 dddd	32	
(R0x30C4)		dddd	(0x0020)	
R12486	tempsens_calib1	dddd dddd dddd	291	
(R0x30C6)		dddd	(0x0123)	
R12488	tempsens_calib2	dddd dddd dddd	17767	
(R0x30C8)		dddd	(0x4567)	
R12490	tempsens_calib3	dddd dddd dddd	35243	
(R0x30CA)		dddd	(0x89AB)	
R12492	tempsens_calib4	dddd dddd dddd	52719	
(R0x30CC)		dddd	(0xCDEF)	
R12500	column_correction	ddd0 0000 0000	57351	
(R0x30D4)		dddd	(0xE007)	
R12544	ae_ctrl_reg	0000 0000 dddd	0	
(R0x3100)		dddd	(0x0000)	
R12546	ae_luma_target_reg	dddd dddd dddd	1638	
(R0x3102)		dddd	(0x0666)	
R12548	ae_hist_target_reg	dddd dddd dddd	49152	
(R0x3104)		dddd	(0xC000)	
R12550	ae_hysteresis_reg	dddd dddd dddd	29491	
(R0x3106)		dddd	(0x7333)	
R12552	ae_min_ev_step_reg	0000 0000 dddd	2	
(R0x3108)		dddd	(0x0002)	
R12554	ae_max_ev_step_reg	0000 0000 dddd	2	
(R0x310A)		dddd	(0x0002)	
R12556	ae_damp_offset_reg	dddd dddd dddd	16	
(R0x310C)		dddd	(0x0010)	
R12558	ae_damp_gain_reg	dddd dddd dddd	16	
(R0x310E)		dddd	(0x0010)	
R12560	ae_damp_max_reg	dddd dddd dddd	224	
(R0x3110)		dddd	(0x00E0)	
R12562	ae_dcg_exposure_high_reg	dddd dddd dddd	671	
(R0x3112)		dddd	(0x029F)	
R12564	ae_dcg_exposure_low_reg	dddd dddd dddd	140	
(R0x3114)		dddd	(0x008C)	
R12566	ae_dcg_gain_factor_reg	dddd dddd dddd	714	
(R0x3116)		dddd	(0x02CA)	
R12568	ae_dcg_gain_factor_inv_reg	dddd dddd dddd	91	
(R0x3118)		dddd	(0x005B)	
R12572	ae_max_exposure_reg	dddd dddd dddd	960	
(R0x311C)		dddd	(0x03C0)	
R12574	ae_min_exposure_reg	dddd dddd dddd	1	
(R0x311E)		dddd	(0x0001)	
R12576	ae_low_mean_target_reg	dddd dddd dddd	100	
(R0x3120)		dddd	(0x0064)	
R12578	ae_hist_low_thresh_reg	dddd dddd dddd	3932	
(R0x3122)		dddd	(0x0F5C)	
` '			1 , ,	



Register Dec(Hex)	Name	Data Format (Binary)	Default Value Dec(Hex)
R12580 (R0x3124)	ae_dark_cur_thresh_reg	dddd dddd dddd dddd	32767 (0x7FFF)
R12582	ae_alpha_v1_reg	dddd dddd dddd	128
(R0x3126)		dddd	(0x0080)
R12584	ae alpha coef reg	dddd dddd dddd	1260
(R0x3128)		dddd	(0x04EC)
R12586	ae_current_gains	0000 0??? ???? ????	32
(R0x312A)			(0x0020)
R12608	ae_roi_x_start_offset	0000 0ddd dddd	0
(R0x3140)		ddd0	(0x0000)
R12610	ae_roi_y_start_offset	0000 00dd dddd	0
(R0x3142)		ddd0	(0x0000)
R12612	ae_roi_x_size	0000 0ddd dddd	1284
(R0x3144)		ddd0	(0x0504)
R12614	ae_roi_y_size	0000 00dd dddd	964
(R0x3146)		ddd0	(0x03C4)
R12616	ae_hist_begin_perc	dddd dddd dddd	656
(R0x3148)		dddd	(0x0290)
R12618	ae_hist_end_perc	dddd dddd dddd dddd	65528
(R0x314A)	1.1.1.		(0xFFF8)
R12620	ae_hist_div	dddd dddd dddd dddd	256 (0x0100)
(R0x314C)	210		
R12622 (R0x314E)	ae_norm_width_min	dddd dddd dddd dddd	32 (0x0020)
R12624 (R0x3150)	ae_mean_h	0000 0000 0000 ????	0 (0x0000)
R12626	ao maan l	????????????????	0
(R0x3152)	ae_mean_l	***************************************	(0x0000)
R12628	ae_hist_begin_h	0000 0000 0000 ????	0
(R0x3154)	ac_mst_bcgm_n	0000 0000 0000 1111	(0x0000)
R12630	ae_hist_begin_l	???? ???? ???? ????	0
(R0x3156)	ac_mst_bc8m_r		(0x0000)
R12632	ae hist end h	0000 0000 0000 ????	0
(R0x3158)	ac_mst_ema_n	3333 3333 3333	(0x0000)
R12634	ae_hist_end_l	???? ???? ???? ????	0
(R0x315A)	de_mst_end_t		(0x0000)
R12636	ae hist end mean h	0000 0000 0000 ????	0
(R0x315C)			(0x0000)
R12638	ae hist end mean l	???? ???? ???? ????	0
(R0x315E)			(0x0000)
R12640	ae perc low end	???? ???? ???? ????	0
(R0x3160)	<u> - </u>		(0x0000)
R12642	ae_norm_abs_dev	???? ???? ???? ????	0
(R0x3162)			(0x0000)
R12644	ae_coarse_integration_time	???? ???? ????	1
(R0x3164)			(0x0001)





Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R12646	ae_ag_exposure_hi	dddd dddd dddd	671
(R0x3166)		dddd	(0x029F)
R12648	ae_ag_exposure_lo	dddd dddd dddd	280
(R0x3168)		dddd	(0x0118)
R12650	ae_ag_gain1	dddd dddd dddd	512
(R0x316A)		dddd	(0x0200)
R12652	ae_ag_gain2	dddd dddd dddd	512
(R0x316C)		dddd	(0x0200)
R12654	ae_ag_gain3	dddd dddd dddd	512
(R0x316E)		dddd	(0x0200)
R12656	ae_inv_ag_gain1	dddd dddd dddd	128
(R0x3170)		dddd	(0x0080)
R12658	ae_inv_ag_gain2	dddd dddd dddd	128
(R0x3172)		dddd	(0x0080)
R12660	ae_inv_ag_gain3	dddd dddd dddd	128
(R0x3174)		dddd	(0x0080)
R12672	delta_dk_control	dddd 0000 0000	32768
(R0x3180)		0000	(0x8000)
R12674	delta_dk_clip	dddd dddd dddd	32767
(R0x3182)		dddd	(0x7FFF)
R12676 (R0x3184)	delta_dk_t1	???? ???? ????	0 (0x0000)
R12678 (R0x3186)	delta_dk_t2	???? ???? ????	0 (0x0000)
R12680 (R0x3188)	delta_dk_t3	???? ???? ????	0 (0x0000)
R12682	hdr_mc_ctrl1	0000 dddd dddd	4000
(R0x318A)		dddd	(0x0FA0)
R12684	hdr_mc_ctrl2	dddd dddd dddd	64
(R0x318C)		dddd	(0x0040)
R12686	hdr_mc_ctrl3	dddd 00dd dddd	272
(R0x318E)		dddd	(0x0110)
R12688	hdr_mc_ctrl4	dddd dddd dddd	2976
(R0x3190)		dddd	(0x0BA0)
R12690	hdr_mc_ctrl5	000d dddd dddd	1024
(R0x3192)		dddd	(0x0400)
R12692	hdr_mc_ctrl6	0000 dddd dddd	3000
(R0x3194)		dddd	(0x0BB8)
R12694	hdr_mc_ctrl7	0000 dddd dddd	3500
(R0x3196)		dddd	(0x0DAC)
R12696	hdr_mc_ctrl8	0000 dddd dddd	4000
(R0x3198)		dddd	(0x0FA0)
R12698 (R0x319A)	hdr_comp_knee1	000? ???? 000? ????	4107 (0x100B)
R12700 (R0x319C)	hdr_comp_knee2	0000 0000 000? ????	20 (0x0014)





Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R12702	hdr_mc_ctrl9	dddd dddd dddd	20544
(R0x319E)		dddd	(0x5040)
R12704	hdr_mc_ctrl10	0000 dddd dddd	2976
(R0x31A0)		dddd	(0x0BA0)
R12706	hdr_mc_ctrl11	0000 dddd dddd	3000
(R0x31A2)		dddd	(0x0BB8)
R12736	hispi_timing	Oddd dddd dddd	0
(R0x31C0)		dddd	(0x0000)
R12742 (R0x31C6)	hispi_control_status	??00 00dd dddd dd00	32768 (0x8000)
R12744 (R0x31C8)	hispi_crc_0	???? ???? ????	65535 (0xFFFF)
R12746 (R0x31CA)	hispi_crc_1	????? ????? ?????	65535 (0xFFFF)
R12748 (R0x31CC)	hispi_crc_2	????? ????? ?????	65535 (0xFFFF)
R12750 (R0x31CE)	hispi_crc_3	???? ???? ????	65535 (0xFFFF)
R12752	hdr_comp	0000 0000 0000	1
(R0x31D0)		00dd	(0x0001)
R12754	stat_frame_id	dddd dddd dddd	0
(R0x31D2)		dddd	(0x0000)
R12758	i2c_wrt_checksum	dddd dddd dddd	65535
(R0x31D6)		dddd	(0xFFFF)
R12768	pix_def_id	d000 0000 0000	0
(R0x31E0)		00dd	(0x0000)
R12770	pix_def_id_base_ram	000d dddd dddd	0
(R0x31E2)		dddd	(0x0000)
R12772	pix_def_id_stream_ram	000d dddd dddd	0
(R0x31E4)		dddd	(0x0000)
R12774	pix_def_ram_rd_addr	d000 0000 dddd	0
(R0x31E6)		dddd	(0x0000)
R12776	horizontal_cursor_position	0000 00dd dddd	0
(R0x31E8)		dddd	(0x0000)
R12778	vertical_cursor_position	0000 Oddd dddd	0
(R0x31EA)		dddd	(0x0000)
R12780	horizontal_cursor_width	0000 00dd dddd	0
(R0x31EC)		dddd	(0x0000)
R12782	vertical_cursor_width	0000 Oddd dddd	0
(R0x31EE)		dddd	(0x0000)
R12788	fuse_id1	dddd dddd dddd	0
(R0x31F4)		dddd	(0x0000)
R12790	fuse_id2	dddd dddd dddd	0
(R0x31F6)		dddd	(0x0000)
R12792	fuse id3	dddd dddd dddd	0

Aptina Confidential and Proprietary



AR0132AT: Register Reference Register Summary Table

Table 1: Manufacturer-Specific Register List (continued)

Register	Name	Data Format	Default Value
Dec(Hex)		(Binary)	Dec(Hex)
R12794	fuse_id4	dddd dddd dddd	0
(R0x31FA)		dddd	(0x0000)
R12796	i2c_ids	dddd dddd dddd	12320
(R0x31FC)		dddd	(0x3020)
R16100	dac_ld_24_25	dddd dddd dddd	53768
(R0x3EE4)		dddd	(0xD208)



Register Descriptions

Manufacturer-Specific Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame				
12288	15:0	0x2400	chip_version_reg (R/W)	N	N				
R0x3000	Model	ID. Read-only	Can be made read/write by clearing R0x301A-B[3].						
12290	15:0	0x0002	y_addr_start (R/W)	Υ	YM				
R0x3002		e first row of visible pixels to be read out (not counting any dark rows that may be read). To move the image indow, set this register to the starting Y value.							
12292	15:0	0x0000	x_addr_start (R/W)	Υ	N				
R0x3004	image		visible pixels to be read out (not counting any dark columns that may be restricted in the starting X value.	ead). To m	ove the				
12294	15:0	0x03C5	y_addr_end (R/W)	Υ	YM				
R0x3006	The las	st row of visib	le pixels to be read out.						
12296	15:0	0x0503	x_addr_end (R/W)	Υ	N				
R0x3008	The las	st column of v	risible pixels to be read out.						
12298 R0x300A	15:0	0x03DE	frame_length_lines (R/W)	Υ	YM				
	Extra r Image Extra r	data (y_addr	2 used for embedded data when enabled), _end - y_addr_start +1) 2 used for embedded stats data when enabled).						
12300	15:0	0x0672	line_length_pck (R/W)	Υ	YM				
R0x300C	time. The mi	inimum value	clock periods in one line (row) time. This includes visible pixels and horizon supported in HiDY mode is 0x672.	T					
12302 R0x300E	7:0	0x50	revision_number (R/W)	N	N				
12304	15:0	0xBEEF	lock_control (R/W)	N	Ν				
R0x3010		set to value 0	s the mirror mode select (register read mode). xBEEF, the horizontal and vertical mirror modes can be changed, otherwise	e these va	lues are				
12306	15:0	0x0010	coarse_integration_time (R/W)	Υ	Ν				
R0x3012	Integra	ation time spe	ecified in multiples of line_length_pck						
12308	15:0	0x0000	fine_integration_time (R/W)	Υ	Ν				
R0x3014	In line	ar ERS mode,	ntegration time is not used. fine integration is used to delay the sampling operation. Thus, the integra ution is 1 pixel clock time.	tion time	is				
12310	15:0	0x0010	coarse_integration_time_cb (R/W)	N	N				
R0x3016	Coarse	integration t	ime in context B.	•					
12312 R0x3018	15:0 Fine in	0x0000 tegration tim	fine_integration_time_cb (R/W) e in context B.	N	N				





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bac Fram
12314	15:0	0x10D8	reset_register (R/W)	N	Υ
R0x301A	15	0x0000	grouped_parameter_hold Must be set to 0.	N	N
	14:1 3	Х	Reserved		
	12	0x0001	smia_serialiser_dis This bit disables the serial (HiSPi) interface	N	N
	11	0x0000	forced_pll_on 1: Enables the PLL immediately.	N	N
	10	0x0000	restart_bad 1: A restart is forced any time a bad frame is detected. This can shorten the delay when waiting for a good frame, since the delay for masking out a bad frame will be the integration time rather than the full-frame time.	N	N
	9	0x0000	mask_bad 0: The sensor will produce bad (corrupted) frames as a result of some register changes. 1: Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame.	N	N
	8	0x0000	gpi_en 0: The primary input buffers associated with the OUTPUT_ENABLE_N, TRIGGER and STANDBY inputs are powered down and cannot be used. 1: The input buffers are enabled and can be read through R0x3026-7.	N	N
	7	0x0001	parallel_en 0: The parallel data interface (DOUT[11:0], LINE_VALID, FRAME_VALID, and PIXCLK) is disabled and the outputs are placed in a high-impedance state. 1: The parallel data interface is enabled. The output signals can be switched between a driven and a high-impedance state using outputenable control.	N	N
	6	0x0001	drive_pins 0: The parallel data interface (DOUT[11:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the enabling and use of the pad OUTPUT_ENABLE_N) 1: The parallel data interface is driven. This bit is "do not care" unless bit[7]=1.	N	N
	5	0x0000	reg_rd_en Enable signal to allow read from fuse ID registers.	N	N
	4	0x0001	stdby_eof 0: Transition to standby is synchronized to the end of a sensor row readout (held off until LINE_VALID has fallen). 1: Transition to standby is synchronized to the end of a frame.	N	Y
	3	0x0001	lock_reg Many parameter limitation registers that are specified as read-only are actually implemented as read/write registers. Clearing this bit allows such registers to be written.	N	N
	2	0x0000	Setting this bit places the sensor in streaming mode. Clearing this bit places the sensor in a low power mode. The result of clearing this bit depends upon the operating mode of the sensor. Entry and exit from streaming mode can also be controlled from the signal interface.	Y	N





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
	1	0x0000	restart This bit always reads as 0. Setting this bit causes the sensor to truncate the current frame at the end of the current row and start resetting (integrating) the first row. The delay before the first valid frame is read out is equal to the integration time.	N	Υ		
	0	0x0000	reset This bit always reads as 0. Setting this bit initiates a reset sequence: the frame being generated will be truncated.	N	Υ		
			ion of the sensor. For details see the bit field descriptions.	1	1		
12318	15:0	0x00C8	data_pedestal (R/W)	N	Υ		
R0x301E	Consta	int offset tha	t is added to pixel values at the end of datapath (after all corrections).				
12326	15:0	0x0000	gpi_status (RO)	N	N		
R0x3026	15:4	Χ	Reserved				
	3	RO	standby Read-only. Return the current state of the STANDBY input pin. Invalid if R0x301A-B[8]=0.	N	N		
	2	RO	trigger Read-only. Return the current state of the TRIGGER input pin. Invalid if R0x301A-B[8]=0.	N	N		
	1	RO	oe_n Read-only. Return the current state of the OUTPUT_ENABLE_N input pin. Invalid if R0x301A-B[8]=0.	N	N		
	0	RO	saddr Read-only. Return the current state of the pin SADDR input pin. This pad is not controlled by gpi_en.	N	N		
	STAND	Reflects the status of the input pins: STANDBY(3), TRIGGER(2), OE_BAR(1). Bit 0 is not used.					
12328	15:0	0x0010	row_speed (R/W)	N	N		
R0x3028	2 sets a) 000	of values are , 010, 100, 11	0 => 0 delay (rising edge of pixclk coincides Dout change). 1 => 1/2 clk delay (falling edge of pixclk coincides Dout change).				
12330	15:0	0x0006	vt_pix_clk_div (R/W)	N	N		
R0x302A	Sets th	e ratio of the	serial output clock and sensor operation clock (P2 clock divider in PLL).	-	-		
12332	15:0	0x0001	vt_sys_clk_div (R/W)	N	N		
R0x302C	Sets th	e ratio of the	VCO clk and the serial output clock (P1 divider in PLL).				
12334	15:0	0x0002	pre pll clk div (R/W)	N	N		
R0x302E	Shows	the n+1 valu		1			
12336	15:0	0x002C	pll multiplier (R/W)	N	N		
R0x3030			ows 2m value.		i		





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12338	15:0	0x0000	digital_binning (R/W)	N	N
R0x3032	15:6	Х	Reserved		
	5:4	0x0000	digital_binning_cb SCALING_MODE for context B 00: No binning 01: Horizontal only binning 10: Horizontal and Vertical binning	N	N
	3:2	Х	Reserved		
	1:0	0x0000	digital_binning_ca DIGITAL_BINNING for context A 00: No binning 01: Horizontal only binning 10: Horizontal and Vertical binning	N	N
12346	15:0	0xFFFF	frame_count (R/W)	N	N
R0x303A	Counts	the number	of output frames. At the startup is initialized to 0xffff.	_	_
12348	15:0	0x0000	frame_status (RO)	N	N
R0x303C	15:2	X	Reserved		
	1	RO	standby_status This bit indicates that the sensor is in standby state. It can be polled after standby is entered to see when the real low-power state is entered; which can happen at the end of row or frame depending on bit R0x301A[4].	N	N
	0	RO	framesync Set on register write and reset on frame synchronization. Acts as debug flag to verify that register writes completed before last frame synchronization.	N	N
12352	15:0	0x0000	read_mode (R/W)	Υ	YM
R0x3040	15	0x0000	vert_flip 0: Normal readout 1: Readout is flipped (mirrored) vertically so that the row specified by y_addr_end_ is read out of the sensor first.	Y	YM
	14	0x0000	horiz_mirror 0: Normal readout 1: Readout is mirrored horizontally so that the column specified by x_addr_end_ is read out of the sensor first.	Y	YM
	13:0	Х	Reserved		



AR0132AT: Register Reference Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions (continued)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12356	15:0	0x0404	dark_control (R/W)	N	N
R0x3044	15:1 3	Х	Reserved		
	12	0x0000	show_colcorr_rows 1: The column correction rows and delta dark rows (including guard rows) will be included in FV and output. The order of output rows will be: column correction rows, delta dark rows, embedded data, image,. No correction (except offset correction and gain equalization when AGS enabled) will be applied to the data.	N	N
	11	0x0000	show_dark_extra_rows 1: The delta dark rows (including guard rows) will be included in FV and output. The order of output rows will be: delta dark rows, embedded data, image,. No correction (except offset correction and gain equalization when AGS enabled) will be applied to the data.	Z	N
	10	0x0001	row_noise_correction_en 0: Row-noise cancellation algorithm is disabled 1: Row-noise cancellation algorithm is enabled.	Z	N
	9	0x0000	show_dark_cols 1: Dark columns (tied) used for row noise correction are included to LV and output. No correction (except offset correction and gain equalization when AGS enabled) will be applied to the data. Displaying dark columns can only be enabled if x_addr_start is set to 0	N	N
	8	Х	Reserved		
	7	0x0000	show_zebra_test_rows 1: The zebra test rows are included in FV (after stats data rows) and will be output. No correction (except offset correction and gain equalization when AGS enabled) will be applied to the data.	N	N
	6:3	Х	Reserved		
	2	0x0001	cancel_tx_col_corr Enables canceling of TX pulse when in column correction rows.	N	N
	1:0	Х	Reserved		





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12358	15:0	0x0000	flash (R/W)	Υ	Υ
R0x3046	15	RO	strobe Reflects the current state of the FLASH output signal. Read-only.	N	N
	14	RO	triggered Indicates that the FLASH output signal was asserted for the current frame. Read-only.	N	N
	13:9	Χ	Reserved		
	8	0x0000	en_flash Enables the flash. The flash is asserted when an integration (either T1, T2 or T3 is ongoing).	Υ	Υ
	Invert flash output signal. 1: The FLASH output signal will be active low.		N	N	
	6:0	Χ	Reserved		
12374	15:0	0x0020	green1_gain (R/W)	Υ	Ν
R0x3056	Digita	<u> </u>	n1 (Gr) pixels, in format of xxx.yyyyy.		
12376	15:0	0x0020	blue_gain (R/W)	Υ	Ν
R0x3058	Digita	l gain for Blue	pixels, in format of xxx.yyyyy.		
12378	15:0	0x0020	red_gain (R/W)	Υ	N
R0x305A	Digita	gain for Red	pixels, in format of xxx.yyyyy.		
12380	15:0	0x0020	green2_gain (R/W)	Υ	N
R0x305C	Digita	l gain for gree	n2 (Gb) pixels in format of xxx.yyyyy.		
12382	15:0	0x0020	global_gain (R/W)	Υ	N
R0x305E			is register is equivalent to writing that code to each of the 4 color-specific pegister returns the value most recently written to the green1_gain register		ters.
12388	15:0	0x1982	embedded_data_ctrl (R/W)	N	N
R0x3064	15:1 3	X	Reserved		
	12	0x0001	Reserved		
	11:1 0	0x0002	Reserved		
	9	0x0000	Reserved		
	8	0x0001	embedded_data 1: Frames of data out of the sensor include 2 rows of embedded data. 0: Frames out of the sensor exclude the embedded data. This register field should only be change while the sensor is in software standby.	N	N
	7	0x0001	embedded_stats_en Enables two rows of statistical data (used by external AE,) after the transmission image data. Can not be enabled unless EMBEDDED_DATA_EN is enabled.	N	Y
	6:4	Х	Reserved		
	3:0	0x0002	Reserved		
	-				





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12398	15:0	0x9210	datapath_select (R/W)	N	N
R0x306E	15:1 3	0x0004	slew_rate_ctrl_parallel Selects the slew (edge) rate for the DOUT[9:0], FRAME_VALID, LINE_VALID and FLASH outputs. Only affects the FLASH output when parallel data output is disabled. The value 7 results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N
	12:1	0x0004	slew_rate_ctrl_pixclk Selects the slew (edge) rate for the PIXCLK output. Has no effect when parallel data output is disabled. The value 7 results in the fastest edge rates on this signal. Slowing down the edge rate can reduce ringing and electromagnetic emissions.	N	N
9 8 7:5 4	9	0x0001	high_vcm 0: For slvs low vcm. VDDSLVS must be 0.4V 1: For sub-slvs high vcm. VDDSLVS = VDDIO = 1.8V	N	N
	8	0x0000	postscaler_data_sel 0: Statistics data are generated from pixel data before scaler. 1: Statistics data are generated from pixel data after scaler.	N	N
	7:5	Χ	Reserved		
		0x0001	true_bayer Enables true Bayer scaling mode.	N	N
	1:0	X 0x0000	Reserved special_line_valid 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vertical blanking)	N	N
12400	15:0	0x0000	10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID test_pattern_mode (R/W)	N	Υ
R0x3070	0: Nor 1: Solid 2: Full 3: Fade 256: W	mal operation d color test pa color bar test e to gray colo /alking 1s tes = Reserved.	n. Generate output data from pixel array attern. : pattern r bar test pattern t pattern (12 bit)		
12402 R0x3072	15:0	0x0000	test_data_red (R/W)	N	Υ
			xels in the Bayer data used for the solid color test pattern and the test curs		17
12404 R0x3074	15:0 The va		test_data_greenr (R/W) pixels in red/green rows of the Bayer data used for the solid color test patt	N ern and t	Y he test
12406	15:0	0x0000	test_data_blue (R/W)	N	Υ
R0x3076	The va		ixels in the Bayer data used for the solid color test pattern and the test cur	sors.	
12408 R0x3078	15:0 The va	•	test_data_greenb (R/W) pixels in blue/green rows of the Bayer data used for the solid color test pat	N tern and	Y the tes
12412	15:0	0x0000	exposure_t2 (RO)	N	N





Table 2:

Manufacturer-Specific Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12416	15:0	0x0000	exposure_t3 (RO)	N	N
R0x3080	Actual	T3 time in pi	xel clocks. Read only.		
12418	15:0	0x0029	operation_mode_ctrl (R/W)	N	Υ
R0x3082	15:6	Х	Reserved		
	5:4	0x0002	ratio_t2_t3 Requested integration time ratio (T2 to T3): 00: 4 01: 8 10: 16 11: Not valid	N	Y
	3:2	0x0002	ratio_t1_t2 Requested integration time ratio (T1 t0 T2): 00: 4 01: 8 10: 16 11: Not valid	N	Y
	1:0	0x0001	operation_mode 00: ERS HiDy mode 01: ERS Linear mode 10: Not valid. 11: Not valid.	N	Y
12420	15:0	0x0028	operation_mode_ctrl_cb (R/W)	N	N
R0x3084	15:6	Х	Reserved		
	5:4	0x0002	ratio_t2_t3_cb RATIO_T2_T3_CB	N	N
	3:2	0x0002	ratio_t1_t2_cb RATIO_T1_T2_CB	N	N
	1:0	Х	Reserved		
12422	15:0	0x0000	seq_data_port (R/W)	N	N
R0x3086	Regist	er used to wr	ite to or read from the sequencer RAM.		
12424	15:0	0xC000	seq_ctrl_port (R/W)	N	N
R0x3088	15	RO	sequencer_stopped Showing that sequencer is stopped (STANDBY mode) and the RAM is available for read or write.	N	N
	14	0x0001	auto_inc_on_read 1: The access_address is incremented (by 1) after each read operation from seq_data_port (which returns only1 byte)	N	N
	13:9	Х	Reserved		
	8:0	0x0000	access_address When in STANDBY (not streaming) mode: address pointer to the sequencer RAM.	N	N
			the read and write to sequencer RAM.	1	1
12426	15:0	0x0000	x_addr_start_cb (R/W)	N	N
R0x308A	x_add	ress_start co	ntext B	_	
12428	15:0	0x0002	y_addr_start_cb (R/W)	N	N
R0x308C	Y_ADE	DR_START for	context B		
12430	15:0	0x0503	x_addr_end_cb (R/W)	N	N
R0x308E	X ADI	OR END for co	ontext B	•	



AR0132AT: Register Reference Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions (continued)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
12432	15:0	0x03C5	y_addr_end_cb (R/W)	N	N		
R0x3090	Y_ADE	R_END for co	ontext B				
12446	15:0	0x0196	ers_prog_start_addr (R/W)	N	N		
R0x309E			encer program is also available after the HiDY program, this register must vith the correct start address in the sequencer RAM.	be loaded	d (from		
12448	15:0	0x0001	x_even_inc (RO)	N	N		
R0x30A0	Read-c	only.					
12450	15:0	0x0001	x_odd_inc (R/W)	Υ	YM		
R0x30A2	Not used. Do not change.						
12452	15:0	0x0001	y_even_inc (RO)	N	N		
R0x30A4	Read-only.						
12454	15:0	0x0001	y_odd_inc (R/W)	Υ	YM		
R0x30A6	Not supported. Do not change.						
12456	15:0	0x0001	y_odd_inc_cb (R/W)	Ν	Ν		
R0x30A8	Y_ODD_INC context B						
12458	15:0	0x03DE	frame_length_lines_cb (R/W)	Ν	Ν		
R0x30AA		_LENGTH_LII scription for F	NES context B. 20x3012				
12460	15:0	0x0000	exposure_t1 (RO)	N	N		
R0x30AC	Shows	the t1 exposi	ure time in HDR mode (in rows) and not used in linear mode.				



Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12464	15:0	0x1300	digital_test (R/W)	N	Υ
R0x30B0	15	0x0000	Reserved		
	14	0x0000	pll_complete_bypass 1: The EXTCLK will be used and PLL will be bypassed. Note that the serial interface would not function.	N	N
	13	0x0000	context_b 0: Use context A 1: Use Context B	N	N
	12:1 0	0x0004	Reserved		
	9:8	0x0003	col_gain_cb Column gain for Context B	N	N
	7	0x0000	mono_chrome 1: The CFA is monochrome and not color. Some features like skipping and corrections are affected.	N	N
	6	0x0000	Reserved		
	5:4	0x0000	col_gain Column gain: 00: 1 01: 2 10: 4 11: 8	N	N
	3	Х	Reserved		
	2	0x0000	Reserved		
	increase is limited to 4 *(ration To ensure this mode operate of	no_sh_jump_limit 1: Prevents logic from limiting the shutter increase. Normally shutter increase is limited to 4*(ratio_t1_t2). To ensure this mode operate correctly, the frame_length_lines must be increased by 52 more than needed (meaning that VB is increased by 52).	N	N	
	0	Х	Reserved		
12466	15:0	0x0000	tempsens_data (R/W)	Υ	N
R0x30B2	Outpu	t value from	temperature sensor.		





Table 2:

Manufacturer-Specific Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12468	15:0	0x0000	tempsens_ctrl (R/W)	N	N
R0x30B4	15:6	Х	Reserved		
	5	0x0000	temp_clear_value	N	N
			Clear data register (sanity check).		
	4	0x0000	temp_start_conversion	N	N
			When asserted, a new temperature value will be generated for each frame capture. When asserted in standby mode, a new temperature		
			value will be generated.		
	3:1	0x0000	tempsens_test_ctrl	N	N
		Chicoco	Temp sensor test modes:		
			0: Normal operation		
			1d: Vb output on vtest_in_out		
			2d: Vctat output on vtest_in_out		
			3d: ADC conversion w/vtest_in_out replacing Vctat 4d: ADC conversion w/vtest_in_out replacing both Vctat and Vbg		
			(expected output is zero).		
	0	0x0000	tempsens_power_on	N	N
		0,1000	tempsens_power_on		
	Contro	l register for	temperature sensor		l
12474	15:0	0x0008	digital ctrl (R/W)	Υ	N
R0x30BA	15:4	Х	Reserved		
	3	0x0001	colcorr_correct_always	N	N
			1: Column FPN correction is applied also during collection and		
			recalculation of new column FPN correction values.		
	2	0x0000	Reserved		
	1	0x0000	enable_ags_colcorr_retrigg	Y	N
			1: The AGS (analog / column gain) change will retrigger the column FPN correction algorithm.		
	0	0x0000	enable_dcg_colcorr_retrigg	Υ	N
			1: A DCG change will retrigger the column FPN correction algorithm.		
12476	15:0	0x0020	green1_gain_cb (R/W)	N	N
R0x30BC		gain green1			1
12478	15:0	0x0020	blue_gain_cb (R/W)	N	N
R0x30BE		gain blue co		1	
12480			red_gain_cb (R/W)	N	N
R0x30C0		gain red con		1	
12482	15:0	0x0020	green2_gain_cb (R/W)		
R0x30C2		gain green 2			1
12484	15:0	0x0020	global_gain_cb (R/W)	N	N
R0x30C4	_	digital gain c		•	
12486	15:0	0x0123	tempsens_calib1 (R/W)		
R0x30C6	45.5	0 4	110 (0 (44)		
12488	15:0	0x4567	tempsens_calib2 (R/W)	N	N
R0x30C8	15.0	0.0040	townsons salib2 (P/M)	N.I	N.I
12490 R0x30CA	15:0	0x89AB	tempsens_calib3 (R/W)	N	N
12492	15:0	0xCDEF	tempsens calib4 (R/W)	N	N
R0x30CC	15.0	UNCULI	tempsens_called (K/ W/)	IN IN	'\
		1			<u> </u>





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12500	15:0	0xE007	column_correction (R/W)	N	N
R0x30D4	15	0x0001	enable Enable column correction.	N	N
	14	0x0001	double_range Doubles the range of the correction value but halves the precision.	N	N
	13	0x0001	double_samples Makes the column correction use 128 rows instead of 64. Adds 64 to the minimum frame blanking.	N	N
	12:4	Х	Reserved		
	3:0	0x0007	colcorr_rows Value showing the number of column correction rows - 1.	N	N
12544	15:0	0x0000	ae_ctrl_reg (R/W)	N	N
R0x3100	15:8	Х	Reserved		
	7	0x0000	dcg_manual_set_cb Manual dcg value used in context B.	N	N
	6:5	0x0000	min_ana_gain Minimum analogue gain to be used by AE. 00=1x (default) 01=2x 10=4x 11=8x	N	N
	4	0x0000	auto_dg_en Automatic control of digital gain by AE is enabled.	N	N
	3	0x0000	auto_dcg_enable Enables automatic (AE controlled) DCG control.	N	N
	2	0x0000	dcg_manual_set If AE is disabled or automatic DCG is disabled, this bit will be used to decide the DCG gain. 1: High gain. 0: Low gain.	N	N
	1	0x0000	auto_ag_en 1: Enables the automatic ae control of analogue gain.	N	N
	0	0x0000	ae_enable 1: Enables the on-chip AE algorithm	N	N
12546	15:0	0x0666	ae_luma_target_reg (R/W)		
R0x3102	Averag	ge luma targe	t value to be reached by the auto exposure		
12548	15:0	0xC000	ae_hist_target_reg (R/W)	N	N
R0x3104	Histog	ram high end	target / 16		
12550	15:0	0x7333	ae_hysteresis_reg (R/W)		
R0x3106		esis coefficie 2768 = 29491	nt for histogram high end exposure ratio. Calculation of default value: Hysta = 0x7333.	teresis * 3	32768 =
12552	15:0	0x0002	ae_min_ev_step_reg (R/W)		
R0x3108	[15:8]: [7:0] : Since <i>l</i>	: Reserved Min_EV_step Min_EV_step	e value step size posize = (min step size)*256. sizes are small and they are typically less than 1 e.g. 1/16, 7/16 etc These alue is written to this register.	are multi	plied by



AR0132AT: Register Reference Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions (continued)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12554	15:0	0x0002	ae_max_ev_step_reg (R/W)		
R0x310A	Note t		value step size. value is always greater than 1 there is no need to multiply by 256 as in the	case of	
12556	15:0	0x0010	ae_damp_offset_reg (R/W)		
R0x310C	Adjust	s step size an	d settling speed.		
12558	15:0	0x0010	ae_damp_gain_reg (R/W)		
R0x310E	Adjust	s step size an	d settling speed.		
12560	15:0	0x00E0	ae_damp_max_reg (R/W)		
R0x3110	applica	ations, the va	for recursiveDamp (multiplied by 256 since internal value is typical <1). For ue of recursiveDamp should be <1, otherwise AE will overshoot the target quired, it may be desirable to allow recursiveDamp >1. Default value: 0.87	. For appl	
12562	15:0	0x029F	ae_dcg_exposure_high_reg (R/W)		
R0x3112	The va	lue must be g	ve which AE (if enabled) switches to DCG high gain. reater than: (reg 0x3114) * AEDCGEXPOSURELOW (reg. 0x3116)		
12564	15:0	0x008C	ae_dcg_exposure_low_reg (R/W)		
R0x3114	Integra	ation time be	ow which AE (if enabled) switches to DCG lo gain.		
12566	15:0	0x02CA	ae_dcg_gain_factor_reg (R/W)		
R0x3116			DCG Hi and DCG Lo (multiplied by 256). DCG gain characteristics of the sensor.		
12568	15:0	0x005B	ae_dcg_gain_factor_inv_reg (R/W)		
R0x3118			between DCG Hi and DCG Lo (multiplied by 256). DCG gain characteristics of the sensor.		
12572	15:0	0x03C0	ae_max_exposure_reg (R/W)	N	N
R0x311C	Maxim	num integrati	on (exposure) time in rows to be used by AE.		
12574	15:0	0x0001	ae_min_exposure_reg (R/W)	N	N
R0x311E	Minim	um integratio	on (exposure) time in rows to be used by AE.		
12576	15:0	0x0064	ae_low_mean_target_reg (R/W)	N	N
R0x3120	A mea consid user's o param low en applied	ns to specify lered sacrifice desired minineter specifies desired minineter specifies describes	end mean (LEM). now much of the dark region may be sacrificed and at what point the dark d. The chosen point at which the dark region is considered sacrificed will v. num SNR. This choice is set using the LEM_min parameter. The perc_lowEr what percentage of pixels may be ignored in the histogram low end. If the eds perc_lowEnd_thresh, the minimum acceptable low end mean parame the histogram to increase exposure until the minimum low end mean is m	ary based nd_thresh e percenta ter (LEM_ net.	on the age of min) is
12578	15:0	0x0F5C	ae_hist_low_thresh_reg (R/W)	N	N
R0x3122			that must be in the histogram low end before low end mean limiting is ap 6 * 65536 = 3932 = 0x0F5C	plied. Per	centage
12580	15:0	0x7FFF	ae_dark_cur_thresh_reg (R/W)	N	N
R0x3124	Note t	hat increased	el that stops AE from increasing integration time. integration time would increase dark current as well and signal level (SNR well capacity is limited.) would c	lrop
12582	15:0	0x0080	ae_alpha_v1_reg (R/W)		
R0x3126	1	\/a	weighting of mean and hist end targets.		1





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12584	15:0	0x04EC	ae_alpha_coef_reg (R/W)	N	N
R0x3128	[1/(v2	ratio for alpha -v1)]*128 coefficient is	a calculation a weighting of mean and hist end targets.		
12586	15:0	0x0020	ae_current_gains (RO)		
R0x312A	15:1 1	Х	Reserved		
	10	RO	ae_conv_gain The gain decided by AE, when it is enabled and can control the conversion gain.	N	N
	9:8	RO	ae_ana_gain The gain decided by AE, when it is enabled and can control the analogue gain.	N	N
	7:0	RO	ae_dig_gain The gain decided by AE, when it is enabled and can control the digital gain.	N	N
	Shows	the gain sett	ings decided by AE.		
12608	15:0	0x0000	ae_roi_x_start_offset (R/W)	N	N
R0x3140	NOTE:		to each row before the ROI starts re being gathered from a scaled image then the 'number of pixels' value m ixels	ust be th	e
12610	15:0	0x0000	ae_roi_y_start_offset (R/W)	N	N
R0x3142			o each frame before the ROI starts		,
12612	15:0	0x0504	ae_roi_x_size (R/W)	N	N
R0x3144	_	er of columns	•	1	1
12614	15:0	0x03C4	ae_roi_y_size (R/W)	N	N
R0x3146		er of rows in		T	T
12616	15:0	0x0290	ae_hist_begin_perc (R/W)	N	N
R0x3148	0.xx	· ·	age of Gr pixels that must have values below hist_begin. Specified as a nu	mber < 1	=
12618	15:0	0xFFF8	ae_hist_end_perc (R/W)		
R0x314A			age of Gr pixels that must have values below hist_end. Specified as a numb reated as a special case and equates to 1.0 (100%)	per < 1 = 0).xxxx.
12620	15:0	0x0100	ae_hist_div (R/W)	N	N
R0x314C	Define	•	t which the histogram is divided into the low and high end. Boundary value	e = hist_d	liv*16
12622	15:0	0x0020	ae_norm_width_min (R/W)	N	N
R0x314E	calcula		or m histogram width normalization factor (=norm_width_min*16), for norm of all 1s turns off the norm_width_min option, i.e. all absolute deviation is in		
12624	15:0	0x0000	ae_mean_h (RO)	N	N
R0x3150	The tru	ue mean of al	Gr pixels in the ROI (higher bits)		
12626	15:0	0x0000	ae_mean_l (RO)		
R0x3152	The tru	ue mean of al	l Gr pixels in the ROI (16 least significant bits)		
12628	15:0	0x0000	ae_hist_begin_h (RO)		
R0x3154	Code v	alue correspo	onding to the histogram bin below which(hist_begin_perc*100)% of pixels	exist (hig	her bits)





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	
12630	15:0	0x0000	ae_hist_begin_I (RO)	N	N	
R0x3156	Code v bits)	alue correspo	nding to the histogram bin below which (hist_begin_perc*100)% of pixels	exist (lov	wer 16	
12632	15:0	0x0000	ae_hist_end_h (RO)			
R0x3158	Code v	alue correspo	nding to the histogram bin below which(hist_end_perc*100)% of pixels ex	kist (high	er bits)	
12634	15:0	0x0000	ae_hist_end_l (RO)	N	Ν	
R0x315A	Code v	alue correspo	nding to the histogram bin below which(hist_end_perc*100)% of pixels ex	ist (lowe	16 bits)	
12636	15:0	0x0000	ae_hist_end_mean_h (RO)	N	N	
R0x315C	The tru hist_d (highe	iv)	Gr pixels in the ROI that fall into the low end of the histogram (where low	end is de	fined by	
12638	15:0	0x0000	ae_hist_end_mean_I (RO)	Ν	Ν	
R0x315E	The true mean of all Gr pixels in the ROI that fall into the low end of the histogram (where low end is defined hist_div) (lower 16 bits)					
12640	15:0	0x0000	ae_perc_low_end (RO)	N	N	
R0x3160	Percentage of Gr pixels in ROI that fall into the low end of the histogram. Specified as a number $< 1 = 0.xxxx$					
12642	15:0	0x0000	ae_norm_abs_dev (RO)	N	N	
R0x3162	Percen	tage of Gr pix	tels in ROI that fall into the low end of the histogram. Specified as a number	er < 1 = 0.	xxxxx	
12644	15:0	0x0001	ae_coarse_integration_time (RO)	N	N	
R0x3164	The in	tegration time	e decided by AE.			
12646	15:0	0x029F	ae_ag_exposure_hi (R/W)	N	N	
R0x3166	At this	integration t	me, the analog gain is increased (when AE is enabled to control also the a	nalog gai	n).	
12648	15:0	0x0118	ae_ag_exposure_lo (R/W)	N	N	
R0x3168		integration t	me, the AE is reduced (when AE is enabled to control the analog gain also)	,		
12650	15:0	0x0200	ae_ag_gain1 (R/W)	N	N	
R0x316A	Real ga	ain ratio betw	een analog gain 0 and 1.			
12652	15:0	0x0200	ae_ag_gain2 (R/W)	N	N	
R0x316C	The rea	_	etween analog gain 2 and 1.			
12654	15:0	0x0200	ae_ag_gain3 (R/W)	N	N	
R0x316E	The rea	al gain ratio b	etween analog gain2 and gain3.			
12656	15:0	0x0080	ae_inv_ag_gain1 (R/W)	N	Ν	
R0x3170	The rea	al inverse gair	n ratio between analog gain 0 and 1.			
12658	15:0	0x0080	ae_inv_ag_gain2 (R/W)			
R0x3172	The rea	al inverse gair	n ratio (1 to 2).			
12660	15:0	0x0080	ae_inv_ag_gain3 (R/W)	N	N	
R0x3174	The rea	al inverse gair	n ratio (2 to 3).			



AR0132AT: Register Reference Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions (continued)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	
12672	15:0	0x8000	delta_dk_control (R/W)			
R0x3180	15	0x0001	delta_dk_sub_en Enabling the delta dark correction.	N	N	
	14 0x0000 delta_dk_every_frame Running the delta dark algorithm every frame or when gain, integration time is changing.		N	N		
	13	0x0000	delta_dk_clip_en Enables the clipping of dark current. If the measured dark current is higher than clip level, only the clip level is used. See register 0x3182.	N	N	
	12	0x0000	Reserved			
	11:0	Х	Reserved			
12674	15:0	0x7FFF	delta_dk_clip (R/W)			
R0x3182		vel for measu	red dark level.			
12676	15:0	0x0000	delta_dk_t1 (RO)	N	N	
R0x3184	Measu	Measured dark current for exposure T1				
12678	15:0	0x0000	delta_dk_t2 (RO)	N	N	
R0x3186	Measu	Measured dark current for exposure T2				
12680	15:0	0x0000	delta_dk_t3 (RO)	N	N	
R0x3188	Measu		ent for exposure T3			
12682	15:0	0x0FA0	hdr_mc_ctrl1 (R/W)	N	N	
R0x318A	15:1 2	Х	Reserved			
	11:0	0x0FA0	s2_mc_threshold Motion Compensation S2 threshold	N	N	
12684	15:0	0x0040	hdr_mc_ctrl2 (R/W)	N	N	
R0x318C	15	0x0000	mc_noise_filter_en Motion Compensation noise filter enable	N	N	
	14	0x0000	motion_correction_en 0: Disable motion detection and correction 1: Enable motion detection and correction	N	N	
	13:1	0x0000	bypass_pix_comb 00: Smooth combination of three components. 01: T1 data 10: T2 data 11: T3 data	N	N	
	11:0	0x0040	mc_diff_threshold	N	N	





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12686	15:0	0x0110	hdr_mc_ctrl3 (R/W)	N	Ν
R0x318E	R0x318E 15:1 0x0000 pixel_build_mode_cb 00: Normal hdr pixel build 01: Discard t3_data i.e. region 4 or 5 data treated as region 3 10: Discard t2_data and t3_data i.e. all data treated as region 1 11: Discard t1_data and t2_data i.e. all data treated as region 5		01: Discard t3_data i.e. region 4 or 5 data treated as region 3 10: Discard t2_data and t3_data i.e. all data treated as region 1	N	N
	13:1	0x0000	pixel_build_mode 00: Normal hdr pixel build 01: Discard t3_data i.e. region 4 or 5 data treated as region 3 10: Discard t2_data and t3_data i.e. all data treated as region 1 11: Discard t1_data and t2_data i.e. all data treated as region 5	N	N
	11:1 0	Х	Reserved		
	9	0x0000	motion2_en 0: Motion type 2 is ignored when detecting motion 1: Motion type 2 is considered when detecting motion	N	N
	8	0x0001	motion_correct_2d_en 0: Perform 1D motion detection and correction (if motion_correction_en = 1) 1: Perform 2D motion detection and correction (if motion_correction_en = 1)	N	N
	7:0	0x0010	mc_count_threshold	N	Ν
12688	15:0	0x0BA0	hdr_mc_ctrl4 (R/W)	N	N
R0x3190	15	0x0000	noise_filter_dlo_quad 0: Linear weighting function for the digital lateral overflow noise filter. 1: Quadratic weighting function for the digital lateral overflow noise filter.	N	N
	14	0x0000	noise_filter_dlo_en Enable noise filtering in the digital lateral overflow pixel combination.	N	N
	13	0x0000	pixel_build_dlo 0: Use the smooth combination method for combining t1, t2 and t3 data. 1: Use the digital lateral overflow method for combining t1, t2 and t3 data. This also overrides R0x318c[14], MOTION_CORRECTION_EN which gets disabled.	Y	N
	12	0x0000	mc_t1_sel 0: Regular motion correction 1: Motion corrupted pixels forced to use T1 data	N	N
	11:0	0x0BA0	t2_no_corr_threshold	N	N
12690	15:0	0x0400	hdr_mc_ctrl5 (R/W)	N	N
R0x3192	15:1 3	Х	Reserved		
	12:0	0x0400	s12_mc_range Motion Compensation S12 range	N	N



AR0132AT: Register Reference Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions (continued)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12692	15:0	0x0BB8	hdr_mc_ctrl6 (R/W)	Υ	N
R0x3194	15:1 2	Х	X Reserved		
	11:0	0x0BB8	t1_dlo_barrier Barrier for clipping T1 data in the digital lateral overflow combination method.	Y	N
12694	15:0	0x0DAC	hdr_mc_ctrl7 (R/W)		
R0x3196	15:1 2	Х			
	11:0	0x0DAC	t2_dlo_barrier Barrier for clipping T2 data in the digital lateral overflow combination method.	Y	N
12696	15:0	0x0FA0	dr_mc_ctrl8 (R/W)		N
R0x3198	15:1 2	Х			
	11:0	0x0FA0	t3_dlo_barrier Barrier for clipping T3 data in the digital lateral overflow combination method.	Y	N
12698	15:0	0x100B	hdr_comp_knee1 (RO)	N	N
R0x319A	15:1 3	Х	Reserved		
	12:8	RO	p2_comp_knee Compander P2 knee point	N	N
	7:5	Х	Reserved		
	4:0	RO	p1_comp_knee Compander P1 knee point	N	N
12700	15:0	0x0014	hdr_comp_knee2 (RO)	N	N
R0x319C	15:5	Х	Reserved		
	4:0	RO	pmax_comp_knee Compander Pmax knee point	N	N



Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12702	15:0	0x5040	hdr_mc_ctrl9 (R/W)	Υ	N
R0x319E	15:1	5:1 0x0005 s12_dlo_range		Y	N
	11:0	0x0040	Setting the range to 8192 effectively sets s1 to -4095 and s2 to 4095. s2_dlo_threshold DLO Threshold level for end point of noise filter weighting transfer function.	Y	N
12704	15:0	0x0BA0	hdr mc ctrl10 (R/W)		N
R0x31A0	15:1 2	X	Reserved		
	11:0	0x0BA0	s1_mc_threshold Separate S1 threshold (start of weighting function for smooth HDR pixel combination) for motion compensation.	N	N
12706	15:0	0x0BB8	hdr_mc_ctrl11 (R/W)	N	N
R0x31A2	15:1 2	Х	Reserved		
	11:0	0x0BB8	noise_dlo_dis_threshold For the digital lateral overflow method, if either T1 data, T2 data or T3 data is greater than this threshold, noise filtering is turned off. Evaluated on a single pixel.	N	N
12736	15:0	0x0000	hispi_timing (R/W)		
R0x31C0	lane 0 Bits (5 lane 1 Bits (8 lane 2 Bits (1 lane 3 Bits (1 The de	:3) = DLL dela :6) = DLL dela 1:9) = DLL del 4:12) = DLL del elay setting se	y setting for data y setting for data y setting for data lay setting for data elay setting for clock lane elects a tap along a delay element. Each stage is 1/8 of a symbol period. Why element is powered down.	nen the d	elay is



Table 2: Manufacturer-Specific Register Descriptions (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12742	15:0	0x8000	hispi_control_status (R/W)		
R0x31C6	15:1	RO	hispi_status	N	N
	4				
	13:1 0	Х	Reserved		
	9:2	0x0000	hispi_control bit[2]: Stream mode enable. bit[3]: Enable 3 lanes for compressed data bit[6:4]: Test mode defined as: 000: Transmit constant 0 on all enabled data lanes. 001: Transmit constant 1 on all enabled data lanes. 010: Transmit square wave at the half the potential serial data rate on all the enabled lanes. 011: Transmit square wave at the pixel data rate on all the enabled lanes. 100: Transmit a continuous, repeated, sequence of pseudo random data, with no SAV code, copied on all enabled data lanes. 101: Replace pixel data with a known sequence (PN9), copied on all the enabled data lanes. bit[7]: Test mode enable bit[8]: IO test enable bit[9]: Frame wide checksum test enable Reserved	N	N
	See de	scriptions in	the bit fields.	l	
12744 R0x31C8	15:0	0xFFFF	hispi_crc_0 (RO)		
12746 R0x31CA	15:0	0xFFFF	hispi_crc_1 (RO)	N	N
12748 R0x31CC	15:0	0xFFFF	hispi_crc_2 (RO)	N	N
12750 R0x31CE	15:0	0xFFFF	hispi_crc_3 (RO)	N	N
12752	15:0	0x0001	hdr_comp (R/W)	N	N
R0x31D0	15:2	Х	Reserved		
	1	0x0000	compand_14bits 0: Compand to 12 bits. 1: Compand to 14 bits	N	N
	0	0x0001	compand_en Enables companding	N	N
12754 R0x31D2	15:0	0x0000	stat_frame_id (R/W)	N	N
12758	15:0	0xFFFF	i2c_wrt_checksum (R/W)	N	N
R0x31D6	cl l	c.2 =	rite operations.		





Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12768	15:0	0x0000	pix_def_id (R/W)	N	N
R0x31E0	15	0x0000	test 1: The pixel defect ID block is set in test mode. The contents of the defect RAMS can then be read at registers 0x31E2-3 and 0x31E4-5. To move to next entry, it is necessary to write to register bits 0x31E0-1[14:13]. This bit needs to be set to 0 before streaming.	N	Y
	14:2	Х	Reserved		
	1	0x0000	correction_mode Mode of pixel defect correction. 0: Tag bad pixels with the reserved value 0. 1: Correct bad pixels, using Aptina's traditional 1D correction scheme.	N	Y
	0	0x0000	enable Enable pixel defect correction.	N	Υ
12770	15:0	0x0000	pix_def_id_base_ram (R/W)		
R0x31E2	Data t	o be written 1	o or read from the BASE RAM must be written to or read from this register	·.	
12772	15:0	0x0000	pix_def_id_stream_ram (R/W)	N	N
R0x31E4	Data t	o be read fror	n the STREAM RAM must be read from this register.		
12774	15:0	0x0000	pix_def_ram_rd_addr (R/W)	N	N
R0x31E6	15	0x0000	Reserved		
	14:8	Х	Reserved		
	There Bit [15	is no auto inc [] indicate if b	register points to location in the BASE and/or STREAM RAM to be read by I'rement on read, This register must be updated before read. ase_ram_end_addr should be updated with the address in bits [7]:[0]. No M when bit [15] is activated.		
12776	15:0	0x0000	horizontal_cursor_position (R/W)	N	N
R0x31E8	Specif	y the start rov	v for the test cursor.		
12778	15:0	0x0000	vertical cursor position (R/W)	N	N
R0x31EA	Specif	y the start co	umn for the test cursor.		
12780	15:0	0x0000	horizontal_cursor_width (R/W)	N	N
R0x31EC	Specif	y the width, i	n rows, of the horizontal test cursor. A width of 0 disables the cursor.	•	
12782	15:0	0x0000	vertical_cursor_width (R/W)	N	N
R0x31EE	Specif	y the width, i	n columns, of the vertical test cursor. A width of 0 disables the cursor.		
12788	15:0	0x0000	fuse_id1 (R/W)	N	N
R0x31F4	progra	mmed, this r	ed chip ID. Read protected. Set reset_register[5] to get access to register. Be egister will read 0x0000. After programming it will read back the program med value can be over-written and will be restored on reset)		
12790	15:0	0x0000	fuse_id2 (R/W)	N	N
R0x31F6	are pro	ogrammed, th	bed chip ID. Read protected. Set reset_register[5] to get access to register. Ends is register will read 0x0000. After programming it will read back the programmed value can be over-written and will be restored on reset)		
12792	15:0	0x0000	fuse_id3 (R/W)	N	N
R0x31F8	are pro	ogrammed, th	bed chip ID. Read protected. Set reset_register[5] to get access to register. En is register will read 0x0000. After programming it will read back the programmed value can be over-written and will be restored on reset)		



AR0132AT: Register Reference Register Descriptions

Table 2: Manufacturer-Specific Register Descriptions (continued)

Register Dec(Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
12794	15:0	0x0000	fuse_id4 (R/W)	N	N		
R0x31FA	are pro	Bits 63:48 of the fused chip ID. Read protected. Set reset_register[5] to get access to register. Before the fuses are programmed, this register will read 0x0000. After programming it will read back the programmed value. Read/Write (the programmed value can be over-written and will be restored on reset)					
12796	15:0	0x3020	i2c_ids (R/W)	N	N		
R0x31FC	I ² C add	dresses.					
16100	15:0	0xD208	dac_ld_24_25 (R/W)	N	N		
R0x3EE4	15:1 4	0x0003	Reserved				
	13	0x0000	Reserved				
	12	0x0001	Reserved				
	11:1 0	0x0000	Reserved				
	9:8	0x0002	ana_sreg_col_amp_gabs Absolute gain programming of column amplifier	N	N		
	7:6	Х	Reserved				
	5:4	0x0000	Reserved				
	3:0	0x0008	Reserved				

Aptina Confidential and Proprietary



AR0132AT: Register Reference Revision History

Rev	isic	on I	His ^r	to	ry

Rev. B		1/28/13
	Updated to Production	
	Updated Name column for:	
	- R0x3082[5:4]	
	- R0x3082[3:2]	
	- R0x318A[11:0]	
	- R0x318AC[15]	
	- R0x3192[12:0]	
	- R0x3194[11:0]	
	- R0x3196[11:0]	
	- R0x3198[11:0]	
	- R0x319A[12:8]	
	- R0x319C[4:0]	
	- R0x319E[11:0]	
Rev. A		5/18/12
	Initial release	

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.