

# **AR0331 Register Reference**

For more information, refer to the data sheet on Aptina's Web site: www.aptina.com

# **AR0331** Register Reference

# **Aptina Confidential and Proprietary**



# AR0331: Register Reference Table of Contents

#### **Table of Contents**

Introduction	4
How to Access Registers	
Reserved Registers	
Bad Frames	4
Register Lists and Default Values	
Manufacturer-Specific Registers	
Detailed Register Descriptions	
Manufacturer-Specific Registers	
Revision History	

# **Aptina Confidential and Proprietary**



# AR0331: Register Reference List of Tables

### **List of Tables**

Table 1:	Manufacturer-Specific Register List	5
Table 2:	Manufacturer-Specific Register Description	.17



AR0331: Register Reference Introduction

#### Introduction

This reference document describes the AR0331 registers. Summary and detailed information are presented in separate sections:

- "Register Lists and Default Values" on page 5
- "Detailed Register Descriptions" on page 17

# **How to Access Registers**

All the registers can be accessed by the two-wire serial interface with 16-bit addresses and 16-bit data.

For more detailed information on the interface protocol of the two-wire serial interface, see the AR0331 data sheet.

# **Reserved Registers**

All the reserved bits should not be changed. The user must write the original values back when changing the registers.

#### **Bad Frames**

A bad frame is a frame where all rows do not have the same integration time or where offsets to the pixel values have changed during the frame. Many changes to the sensor register settings can cause a bad frame. For example, when line\_length\_pck (R0x0342–3) is changed, the new register value does not affect sensor behavior until the next frame start. However, the frame that would be read out at that frame start will have been integrated using the old row width, so reading it out using the new row width would result in a frame with an incorrect integration time.

By default, bad frames are not masked. In the register tables, the "Bad Frame" column shows where changing a register or register field will cause a bad frame. This notation is used:

N—No. Changing the register value will not produce a bad frame.

Y—Yes. Changing the register value might produce a bad frame.

YM—Yes; but the bad frame will be masked out when mask\_corrupted\_frames (R0x0105) is set to "1."



# **Register Lists and Default Values**

Table 1 below lists sensor registers and their default values. Table 2 on page 13 lists sensor registers and their descriptions.

Locations that are shown as "Reserved" should not be accessed. The default read values of these registers are subject to change.

Caution The effect of writing to reserved registers is undefined and may include the possibility of causing permanent electrical damage to the sensor.

Green1 (G1) to corresponds to greenR or Gr; green2 (G2) corresponds to greenB or Gb.

#### **Manufacturer-Specific Registers**

Note:

Table 1: Manufacturer-Specific Register List
1 = read-only, always 1; 0 = read-only, always 0; d = programmable; ? = read-only, dynamic

Register	Name	Data Format	Default Value
Dec (Hex)		(Binary)	Dec( Hex)
R9216	altm_control	0000 0000 00dd	3
(R0x2400)		dddd	(0x0003)
R9232	altm_power_gain	0000 0000 00dd	16
(R0x2410)		dddd	(0x0010)
R9234	altm_power_offset	0000 0000 00dd	16
(R0x2412)		dddd	(0x0010)
R9248	altm_fsharp_v	0000 0000 000d	19
(R0x2420)		dddd	(0x0013)
R9250	altm_stats_ex_win_x_start	0000 dddd dddd	0
(R0x2422)		dddd	(0x0000)
R9252	altm_stats_ex_win_width	0000 dddd dddd	0
(R0x2424)		dddd	(0x0000)
R9254	altm_stats_ex_win_y_start	0000 dddd dddd	0
(R0x2426)		dddd	(0x0000)
R9256	altm_stats_ex_win_height	0000 dddd dddd	0
(R0x2428)		dddd	(0x0000)
R9272	altm_control_min_factor	0000 0000 dddd	16
(R0x2438)		dddd	(0x0010)
R9274	altm_control_max_factor	0000 0000 dddd	32
(R0x243A)		dddd	(0x0020)
R9276	altm_control_dark_floor	dddd dddd dddd	0
(R0x243C)		dddd	(0x0000)
R9278	altm_control_bright_floor	dddd dddd dddd	512
(R0x243E)		dddd	(0x0200)
R9280	altm_control_damper	0000 0000 0ddd	2
(R0x2440)		dddd	(0x0002)
R9282	altm_control_key_k0	0000 0000 dddd	128
(R0x2442)		dddd	(0x0080)
R9284	altm_control_key_k01_lo	dddd dddd dddd	0
(R0x2444)		dddd	(0x0000)
R9286	altm_control_key_k01_hi	0000 0000 dddd	4
(R0x2446)		dddd	(0x0004)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R9296	altm_out_pedestal	0000 dddd dddd	0
(R0x2450)		dddd	(0x0000)
R12288	chip_version_reg	dddd dddd dddd	9730
(R0x3000)		dddd	(0x2602)
R12290	y_addr_start	0000 0ddd dddd	228
(R0x3002)		dddd	(0x00E4)
R12292	x_addr_start	0000 dddd dddd	6
(R0x3004)		dddd	(0x0006)
R12294	y addr end	0000 0ddd dddd	1315
(R0x3006)	7	dddd	(0x0523)
R12296	x_addr_end	0000 dddd dddd	1933
(R0x3008)		dddd	(0x078D)
R12298	frame length lines	dddd dddd dddd	1125
(R0x300A)	_ & _	dddd	(0x0465)
R12300	line length pck	dddd dddd dddd	1100
(R0x300C)	_ 5	dddd	(0x044C)
R12302	revision number	dddd dddd	32
(R0x300E)	_		(0x20)
R12304	lock control	dddd dddd dddd	48879
(R0x3010)	_	dddd	(0xBEEF)
R12306	coarse integration time	dddd dddd dddd	16
(R0x3012)	_ 0 _	dddd	(0x0010)
R12310	coarse integration time cb	dddd dddd dddd	16
(R0x3016)	_ 0	dddd	(0x0010)
R12314	reset register	d00d dddd dddd	88
(R0x301A)	_ 0	dddd	(0x0058)
R12316	mode select	0000 000d	0
(R0x301C)			(0x00)
R12317	image orientation	0000 00dd	0
(R0x301D)	0		(0x00)
R12318	data pedestal	0000 dddd dddd	168
(R0x301E)	<del>_</del> '	dddd	(0x00A8)
R12321	software reset	0000 000d	0
(R0x3021)			(0x00)
R12326	gpi_status	???? ???? ???? ????	25856
(R0x3026)	OI _		(0x6500)
R12328	row speed	0000 0000 0ddd	16
(R0x3028)	<b>-</b> •	0000	(0x0010)
R12330	vt_pix_clk_div	0000 0000 000d	6
(R0x302A)	<u> </u>	dddd	(0x0006)
R12332	vt_sys_clk_div	0000 0000 000d	1
(R0x302C)		dddd	(0x0001)
R12334	pre_pll_clk_div	0000 0000 00dd	4
(R0x302E)	· <del>-</del>	dddd	(0x0004)
R12336	pll multiplier	0000 0000 dddd	66
(R0x3030)		dddd	(0x0042)
R12342	op_pix_clk_div	0000 0000 000d	12
(R0x3036)	· -·	dddd	(0x000C)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R12344	op_sys_clk_div	0000 0000 000d	1
(R0x3038)		dddd	(0x0001)
R12346	frame_count	dddd dddd dddd	65535
(R0x303A)		dddd	(0xFFFF)
R12348	frame_status	0000 0000 0000 00??	0
(R0x303C)	_		(0x0000)
R12350	line_length_pck_cb	dddd dddd dddd	1100
(R0x303E)		dddd	(0x044C)
R12352	read_mode	dddd dddd ddd0	0
(R0x3040)	<del>-</del>	0000	(0x0000)
R12354	extra_delay	dddd dddd dddd	0
(R0x3042)	<del>-</del> •	dddd	(0x0000)
R12358	flash	??d0 000d d0dd dddd	0
(R0x3046)			(0x0000)
R12360	flash2	dddd dddd dddd	256
(R0x3048)		dddd	(0x0100)
R12374	green1_gain	0000 0ddd dddd	128
(R0x3056)	33	dddd	(0x0080)
R12376	blue gain	0000 0ddd dddd	128
(R0x3058)		dddd	(0x0080)
R12378	red gain	0000 0ddd dddd	128
(R0x305A)	_5	dddd	(0x0080)
R12380	green2 gain	0000 0ddd dddd	128
(R0x305C)	33	dddd	(0x0080)
R12382	global gain	0000 0ddd dddd	128
(R0x305E)	<del>-</del>	dddd	(0x0080)
R12384	analog_gain	00dd dddd 00dd	1542
(R0x3060)		dddd	(0x0606)
R12388	smia_test	000d dddd d0d0	6402
(R0x3064)		dddd	(0x1902)
R12398	datapath_select	dddd dddd 000d	36880
(R0x306E)	· <del>-</del>	00dd	(0x9010)
R12400	test_pattern_mode	0000 000d 0000	0
(R0x3070)		0ddd	(0x0000)
R12402	test_data_red	0000 dddd dddd	0
(R0x3072)		dddd	(0x0000)
R12404	test_data_greenr	0000 dddd dddd	0
(R0x3074)	<del></del>	dddd	(0x0000)
R12406	test_data_blue	0000 dddd dddd	0
(R0x3076)		dddd	(0x0000)
R12408	test_data_greenb	0000 dddd dddd	0
(R0x3078)	-	dddd	(0x0000)
R12418	operation_mode_ctrl	0000 0000 0000	8
(R0x3082)	<del>-</del> -	dddd	(0x0008)
R12420	operation_mode_ctrl_cb	0000 0000 0000	9
(R0x3084)		dddd	(0x0009)
R12422	seq_data_port	dddd dddd dddd	0
(R0x3086)		dddd	(0x0000)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R12424 (R0x3088)	seq_ctrl_port	?d00 00dd dddd dddd	49152 (0xC000)
R12426	x addr start cb	0000 dddd dddd	66
(R0x308A)	<u> </u>	dddd	(0x0042)
R12428	y_addr_start_cb	0000 0ddd dddd	4
(R0x308C)	)	dddd	(0x0004)
R12430	x_addr_end_cb	0000 dddd dddd	1993
(R0×308E)		dddd	(0x07C9)
R12432	y_addr_end_cb	0000 0ddd dddd	1539
(R0x3090)		dddd	(0x0603)
R12442	ratio_actual_t1_t2	0000 0??? ???? ????	0
(R0x309A)			(0x0000)
R12448	x_even_inc	0000 0000 0000 000?	1
(R0x30A0)			(0x0001)
R12450	x_odd_inc	0000 0000 0000	1
(R0x30A2)		0ddd	(0x0001)
R12452	y_even_inc	0000 0000 0000 000?	1
(R0x30A4)			(0x0001)
R12454	y_odd_inc	0000 0000 0000	. 1
(R0x30A6)		0ddd	(0x0001)
R12456	y_odd_inc_cb	0000 0000 0000	1
(R0x30A8)		0ddd	(0x0001)
R12458	frame_length_lines_cb	dddd dddd dddd	1548
(R0x30AA)		dddd	(0x060C)
R12462	x_odd_inc_cb	0000 0000 0000	5
(R0x30AE)	1	Oddd	(0x0005)
R12464	digital_test	0000 0000 ddd0	0
(R0x30B0)	To a constant of the	0000	(0x0000)
R12466 (R0x30B2)	tempsens_data	0000 00dd dddd dddd	0 (0x0000)
R12468	tompsons styl	dddd dddd dddd	0
(R0x30B4)	tempsens_ctrl	dddd dddd dddd dddd	(0x0000)
R12470	spare 0x30b6	dddd dddd dddd	0
(R0x30B6)	3parc_0x3000	dddd dddd dddd dddd dddd	(0x0000)
R12472	spare 0x30b8	dddd dddd dddd	0
(R0x30B8)	3pai.c_0x3000	dddd	(0x0000)
R12474	digital ctrl	0000 0ddd ddd0	2028
(R0x30BA)	a.0	dddd	(0x07EC)
R12476	green1_gain_cb	0000 0ddd dddd	128
(R0x30BC)	00	dddd	(0x0080)
R12478	blue gain cb	0000 Oddd dddd	128
(ROx30BE)		dddd	(0x0080)
R12480	red_gain_cb	0000 0ddd dddd	128
(R0x30C0)		dddd	(0x0080)
R12482	green2_gain_cb	0000 0ddd dddd	128
(R0x30C2)	· <del></del> -	dddd	(0x0080)
R12484	global_gain_cb	0000 0ddd dddd	128
(R0x30C4)		dddd	(0x0080)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R12486 (R0x30C6)	tempsens_calib1	dddd dddd dddd dddd	291 (0x0123)
R12488	tempsens calib2	dddd dddd dddd	17767
(R0x30C8)	tempsens_canb2	dddd	(0x4567)
R12490	tempsens calib3	dddd dddd dddd	35243
(R0x30CA)	tempsens_eanss	dddd	(0x89AB)
R12492	tempsens calib4	dddd dddd dddd	52719
(R0x30CC)		dddd	(0xCDEF)
R12494	grr_control1	0000 0000 dddd	0
(R0x30CE)	0 _	0d0d	(0x0000)
R12496	grr_control2	0000 0000 dddd	5
(R0x30D0)	<b>0 -</b>	dddd	(0x0005)
R12498	grr_control3	dddd dddd dddd	4
(R0x30D2)		dddd	(0x0004)
R12506	grr_control4	dddd dddd dddd	10
(R0x30DA)		dddd	(0x000A)
R12542	noise_pedestal	0000 dddd dddd dddd	0
(R0x30FE)			(0x0000
R12608	ae_roi_x_start_offset	0000 dddd dddd	0
(R0x3140)		ddd0	(0x0000)
R12610	ae_roi_y_start_offset	0000 0ddd dddd	0
(R0x3142)		ddd0	(0x0000)
R12612	ae_roi_x_size	0000 dddd dddd	2052
(R0x3144)		ddd0	(0x0804)
R12614	ae_roi_y_size	0000 0ddd dddd	1556
(R0x3146)		ddd0	(0x0614)
R12616	ae_hist_begin_perc	dddd dddd dddd	0
(R0x3148)		dddd	(0x0000)
R12618	ae_hist_end_perc	dddd dddd dddd	65535
(R0x314A)	L P	dddd	(0xFFFF)
R12620 (R0x314C)	ae_hist_div	dddd dddd dddd dddd	256 (0×0100)
R12622	ae norm width min	dddd dddd dddd	(0x0100) 32
(R0x314E)	ae_nonn_widtn_niin	dddd dddd dddd dddd dddd	(0x0020)
R12624	ae mean h	???? ???? ????	0
(R0x3150)	ac_mean_n		(0x0000)
R12626	ae_mean_l	???? ???? ????	0
(R0x3152)	ac_mean_i		(0x0000)
R12628	ae hist begin h	7??? 7??? 7??? 7???	0
(R0x3154)	2		(0x0000)
R12630	ae_hist_begin_l	???? ???? ???? ????	0
(R0x3156)			(0x0000)
R12632	ae hist end h	???? ???? ???? ????	0
(R0x3158)			(0x0000)
R12634	ae_hist_end_l	???? ???? ???? ????	0
(R0x315A)			(0x0000)
R12636	ae_hist_end_mean_h	???? ???? ????	0
(R0x315C)			(0x0000)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R12638	ae_hist_end_mean_l	???? ???? ????	0
(R0x315E)			(0x0000)
R12640	ae_perc_low_end	???? ???? ????	0
(R0x3160)			(0x0000)
R12642	ae_norm_abs_dev	???? ???? ????	0
(R0x3162)			(0x0000)
R12672	delta_dk_control	dddd ddd0 dddd	32905
(R0x3180)		dddd	(0x8089)
R12682	hdr_mc_ctrl1	0000 dddd dddd	3600
(R0x318A)		dddd	(0x0E10)
R12684	hdr_mc_ctrl2	dddd 0000 0000	49153
(R0x318C)		0ddd	(0xC001)
R12686	hdr_mc_ctrl3	dddd 0000 0000	0
(R0x318E)		0000	(0x0000)
R12688	hdr_mc_ctrl4	ddd0 0000 0000	0
(R0x3190)		0000	(0x0000)
R12690	hdr_mc_ctrl5	000d dddd dddd	1024
(R0x3192)		dddd	(0x0400)
R12692	hdr_mc_ctrl6	0000 dddd dddd	3000
(R0x3194)		dddd	(0x0BB8)
R12694	hdr_mc_ctrl7	0000 dddd dddd	3500
(R0x3196)		dddd	(0x0DAC)
R12696	hdr_mc_ctrl8	0ddd dddd dddd	1566
(R0x3198)		dddd	(0x061E)
R12702	hdr_mc_ctrl9	dddd dddd dddd	20544
(R0x319E)		dddd	(0x5040)
R12706	hdr_mc_ctrl11	0000 dddd dddd	3000
(R0x31A2)		dddd	(0x0BB8)
R12716	data_format_bits	000d dddd 000d	4108
(R0x31AC)		dddd	(0x100C)
R12718	serial_format	0000 00dd 0000	772
(ROx31AE)		0ddd	(0x0304)
R12736	hispi_timing	dddd dddd dddd	32768
(R0x31C0)		dddd	(0x8000)
R12738	hispi_blanking	dddd dddd dddd	65535
(R0x31C2)		dddd	(0xFFFF)
R12740	hispi_sync_patt	dddd dddd dddd	62805
(R0x31C4)		dddd	(0xF555)
R12742	hispi_control_status	??dd dddd dddd dddd	32768
(R0x31C6)			(0x8000)
R12744	hispi_crc_0	???? ???? ????	0
(R0x31C8)			(0x0000)
R12746	hispi_crc_1	???? ???? ????	0
(R0x31CA)			(0x0000)
R12748	hispi_crc_2	???? ???? ????	0
(R0x31CC)			(0x0000)
R12750	hispi_crc_3	???? ???? ????	0
(R0x31CE)			(0x0000)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R12752	companding	0000 0000 0000	1
(R0x31D0)		000d	(0x0001)
R12754	stat frame id	dddd dddd dddd	0
(R0x31D2)		dddd	(0x0000)
R12758	i2c wrt checksum	dddd dddd dddd	65535
(R0x31D6)		dddd	(0xFFFF)
R127568	pix def id	0000 00d0 0000 0000	512
(R0x31E0)	· <u>-</u> -		(0x0200)
R12776	horizontal_cursor_position	0000 0ddd dddd	0
(R0x31E8)	_ <del>_</del>	dddd	(0x0000)
R12778	vertical cursor position	0000 dddd dddd	0
(R0x31EA)		dddd	(0x0000)
R12780	horizontal cursor width	0000 0ddd dddd	0
(R0x31EC)		dddd	(0x0000)
R12782	vertical cursor width	0000 dddd dddd	0
(ROx31EE)	<del>-</del> -	dddd	(0x0000)
R12788	fuse id1	dddd dddd dddd	0
(R0x31F4)	<del>-</del>	dddd	(0x0000)
R12790	fuse id2	dddd dddd dddd	0
(R0x31F6)	<del>-</del>	dddd	(0x0000)
R12792	fuse id3	dddd dddd dddd	0
(R0x31F8)	<del>-</del>	dddd	(0x0000)
R12794	fuse id4	dddd dddd dddd	0
(R0x31FA)	<del>-</del>	dddd	(0x0000)
R12796	cci ids	dddd dddd dddd	12320
(R0x31FC)	_	dddd	(0x3020)
R12800	adacd control	0000 0000 0000	2
(R0x3200)	<del>-</del>	00dd	(0x0002)
R12802	adacd_noise_model1	0000 00dd dddd	160
(R0x3202)		dddd	(0x00A0)
R12810	adacd_pedestal	0000 dddd dddd	0
(R0x320A)		dddd	(0x0000)
R13824	p_gr_p0q0	dddd dddd dddd	0
(R0x3600)		dddd	(0x0000)
R13826	p_gr_p0q1	dddd dddd dddd	0
(R0x3602)		dddd	(0x0000)
R13828	p_gr_p0q2	dddd dddd dddd	0
(R0x3604)	· <del>-</del> · ·	dddd	(0x0000)
R13830	p_gr_p0q3	dddd dddd dddd	0
(R0x3606)	· <del>-</del> · ·	dddd	(0x0000)
R13832	p_gr_p0q4	dddd dddd dddd	0
(R0x3608)	-	dddd	(0x0000)
R13834	p_rd_p0q0	dddd dddd dddd	0
(R0x360A)	<del>_</del>	dddd	(0x0000)
R13836	p_rd_p0q1	dddd dddd dddd	0
(R0x360C)		dddd	(0x0000)
R13838	p_rd_p0q2	dddd dddd dddd	0
(R0x360E)		dddd	(0x0000)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R13840	p_rd_p0q3	dddd dddd dddd	0
(R0x3610)		dddd	(0x0000)
R13842	p_rd_p0q4	dddd dddd dddd	0
(R0x3612)		dddd	(0x0000)
R13844	p_bl_p0q0	dddd dddd dddd	0
(R0x3614)		dddd	(0x0000)
R13846	p_bl_p0q1	dddd dddd dddd	0
(R0x3616)		dddd	(0x0000)
R13848	p_bl_p0q2	dddd dddd dddd	0
(R0x3618)		dddd	(0x0000)
R13850	p_bl_p0q3	dddd dddd dddd	0
(R0x361A)		dddd	(0x0000)
R13852	p_bl_p0q4	dddd dddd dddd	0
(R0x361C)	, .	dddd	(0x0000)
R13854	p_gb_p0q0	dddd dddd dddd	0
(R0x361E)	1 _0 _1 1	dddd	(0x0000)
R13856	p_gb_p0q1	dddd dddd dddd	0
(R0x3620)	1 _0 _1 1	dddd	(0x0000)
R13858	p_gb_p0q2	dddd dddd dddd	0
(R0x3622)	1 _0 _1 -1	dddd	(0x0000)
R13860	p_gb_p0q3	dddd dddd dddd	0
(R0x3624)	1 _0 _1 - 1	dddd	(0x0000)
R13862	p_gb_p0q4	dddd dddd dddd	0
(R0x3626)	r_6r-1	dddd	(0x0000)
R13888	p_gr_p1q0	dddd dddd dddd	0
(R0x3640)	h=9. =h=40	dddd	(0x0000)
R13890	p_gr_p1q1	dddd dddd dddd	0
(R0x3642)	P_8P-4-	dddd	(0x0000)
R13892	p_gr_p1q2	dddd dddd dddd	0
(R0x3644)	P_8F = 4=	dddd	(0x0000)
R13894	p_gr_p1q3	dddd dddd dddd	0
(R0x3646)	r_0r-1-	dddd	(0x0000)
R13896	p_gr_p1q4	dddd dddd dddd	0
(R0x3648)	r_0·_r-1 ·	dddd	(0x0000)
R13898	p_rd_p1q0	dddd dddd dddd	0
(R0x364A)	r	dddd	(0x0000)
R13900	p_rd_p1q1	dddd dddd dddd	0
(R0x364C)	L~_F=1-	dddd	(0x0000)
R13902	p_rd_p1q2	dddd dddd dddd	0
(R0x364E)	F F 1 _	dddd	(0x0000)
R13904	p_rd_p1q3	dddd dddd dddd	0
(R0x3650)	FF=-1-	dddd	(0x0000)
R13906	p_rd_p1q4	dddd dddd dddd	0
(R0x3652)	₽~_ <b>₽=1</b> .	dddd	(0x0000)
R13908	p_bl_p1q0	dddd dddd dddd	0
(R0x3654)	L,_P44	dddd	(0x0000)
R13910	p_bl_p1q1	dddd dddd dddd	0



Table 1: Manufacturer-Specific Register List (continued)

Register	Name	Data Format	Default Value
Dec (Hex)		(Binary)	Dec( Hex)
R13912	p_bl_p1q2	dddd dddd dddd	0
(R0x3658)		dddd	(0x0000)
R13914	p_bl_p1q3	dddd dddd dddd	0
(R0x365A)		dddd	(0x0000)
R13916	p_bl_p1q4	dddd dddd dddd	0
(R0x365C)		dddd	(0x0000)
R13918	p_gb_p1q0	dddd dddd dddd	0
(R0x365E)		dddd	(0x0000)
R13920	p_gb_p1q1	dddd dddd dddd	0
(R0x3660)		dddd	(0x0000)
R13922	p_gb_p1q2	dddd dddd dddd	0
(R0x3662)		dddd	(0x0000)
R13924	p_gb_p1q3	dddd dddd dddd	0
(R0x3664)		dddd	(0x0000)
R13926	p_gb_p1q4	dddd dddd dddd	0
(R0x3666)		dddd	(0x0000)
R13952	p_gr_p2q0	dddd dddd dddd	0
(R0x3680)		dddd	(0×0000)
R13954	p_gr_p2q1	dddd dddd dddd	0
(R0x3682)		dddd	(0x0000)
R13956	p_gr_p2q2	dddd dddd dddd	0
(R0x3684)		dddd	(0x0000)
R13958	p_gr_p2q3	dddd dddd dddd	0
(R0x3686)		dddd	(0x0000)
R13960	p_gr_p2q4	dddd dddd dddd	0
(R0x3688)		dddd	(0x0000)
R13962	p_rd_p2q0	dddd dddd dddd	0
(R0x368A)		dddd	(0x0000)
R13964	p_rd_p2q1	dddd dddd dddd	0
(R0x368C)		dddd	(0x0000)
R13966	p_rd_p2q2	dddd dddd dddd	0
(R0x368E)		dddd	(0x0000)
R13968	p_rd_p2q3	dddd dddd dddd	0
(R0x3690)		dddd	(0x0000)
R13970	p_rd_p2q4	dddd dddd dddd	0
(R0x3692)		dddd	(0x0000)
R13972	p_bl_p2q0	dddd dddd dddd	0
(R0x3694)		dddd	(0x0000)
R13974	p_bl_p2q1	dddd dddd dddd	0
(R0x3696)		dddd	(0×0000)
R13976	p_bl_p2q2	dddd dddd dddd	0
(R0x3698)		dddd	(0×0000)
R13978	p_bl_p2q3	dddd dddd dddd	0
(R0x369A)		dddd	(0x0000)
R13980	p_bl_p2q4	dddd dddd dddd	0
(R0x369C)		dddd	(0x0000)
R13982	p_gb_p2q0	dddd dddd dddd	0
(R0x369E)		dddd	(0x0000)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R13984	p_gb_p2q1	dddd dddd dddd	0
(R0x36A0)		dddd	(0x0000)
R13986	p_gb_p2q2	dddd dddd dddd	0
(R0x36A2)		dddd	(0x0000)
R13988	p_gb_p2q3	dddd dddd dddd	0
(R0x36A4)		dddd	(0x0000)
R13990	p_gb_p2q4	dddd dddd dddd	0
(R0x36A6)		dddd	(0x0000)
R14016	p_gr_p3q0	dddd dddd dddd	0
(R0x36C0)	· <del>- · -</del> ·	dddd	(0x0000)
R14018	p_gr_p3q1	dddd dddd dddd	0
(R0x36C2)	1 23 21 1	dddd	(0x0000)
R14020	p_gr_p3q2	dddd dddd dddd	0
(R0x36C4)	1 _0 _1 1	dddd	(0x0000)
R14022	p_gr_p3q3	dddd dddd dddd	0
(R0x36C6)	r_0 _r · 1	dddd	(0x0000)
R14024	p_gr_p3q4	dddd dddd dddd	0
(R0x36C8)	r_0·_r - 1 ·	dddd	(0x0000)
R14026	p_rd_p3q0	dddd dddd dddd	0
(R0x36CA)	ba_p340	dddd	(0x0000)
R14028	p_rd_p3q1	dddd dddd dddd	0
(R0x36CC)	p_1u_p3q±	dddd	(0x0000)
R14030	p_rd_p3q2	dddd dddd dddd	0
(R0x36CE)	p_1u_p3q2	dddd	(0x0000)
R14032	p_rd_p3q3	dddd dddd dddd	0
(R0x36D0)	p_ru_psqs	dddd	(0x0000)
R14034	n rd n2a4	dddd dddd dddd	0
(R0x36D2)	p_rd_p3q4	dddd	(0x0000)
R14036	n hl n2a0	dddd dddd dddd	0
(R0x36D4)	p_bl_p3q0	dada dada dada dada dada dada	(0x0000)
		dddd dddd dddd	, ,
R14038	p_bl_p3q1	dada dada dada dddd	(0,,0000)
(R0x36D6)			(0x0000)
R14040	p_bl_p3q2	dddd dddd dddd	(0,,0000)
(R0x36D8)		dddd	(0x0000)
R14042	p_bl_p3q3	dddd dddd dddd	0
(R0x36DA)		dddd	(0x0000)
R14044	p_bl_p3q4	dddd dddd dddd	0
(R0x36DC)		dddd	(0x0000)
R14046	p_gb_p3q0	dddd dddd dddd	0
(R0x36DE)		dddd	(0x0000)
R14048	p_gb_p3q1	dddd dddd dddd	0
(R0x36E0)		dddd	(0x0000)
R14050	p_gb_p3q2	dddd dddd dddd	0
(R0x36E2)		dddd	(0x0000)
R14052	p_gb_p3q3	dddd dddd dddd	0
(R0x36E4)		dddd	(0x0000)
R14054	p_gb_p3q4	dddd dddd dddd	0
(R0x36E6)		dddd	(0x0000)



Table 1: Manufacturer-Specific Register List (continued)

Register Dec (Hex)	Name	Data Format (Binary)	Default Value Dec( Hex)
R14080	p_gr_p4q0	dddd dddd dddd	0
(R0x3700)		dddd	(0x0000)
R14082	p_gr_p4q1	dddd dddd dddd	0
(R0x3702)		dddd	(0x0000)
R14084	p_gr_p4q2	dddd dddd dddd	0
(R0x3704)		dddd	(0x0000)
R14086	p_gr_p4q3	dddd dddd dddd	0
(R0x3706)		dddd	(0x0000)
R14088	p_gr_p4q4	dddd dddd dddd	0
(R0x3708)		dddd	(0x0000)
R14090	p_rd_p4q0	dddd dddd dddd	0
(R0x370A)		dddd	(0x0000)
R14092	p_rd_p4q1	dddd dddd dddd	0
(R0x370C)		dddd	(0x0000)
R14094	p_rd_p4q2	dddd dddd dddd	0
(R0x370E)		dddd	(0x0000)
R14096	p_rd_p4q3	dddd dddd dddd	0
(R0x3710)		dddd	(0x0000)
R14098	p_rd_p4q4	dddd dddd dddd	0
(R0x3712)		dddd	(0x0000)
R14100	p_bl_p4q0	dddd dddd dddd	0
(R0x3714)		dddd	(0x0000)
R14102	p_bl_p4q1	dddd dddd dddd	0
(R0x3716)	11 1	dddd	(0x0000)
R14104	p_bl_p4q2	dddd dddd dddd	0
(R0x3718)	, .	dddd	(0x0000)
R14106	p_bl_p4q3	dddd dddd dddd	0
(R0x371A)	, .	dddd	(0x0000)
R14108	p_bl_p4q4	dddd dddd dddd	0
(R0x371C)	, .	dddd	(0x0000)
R14110	p_gb_p4q0	dddd dddd dddd	0
(R0×371E)	1_0 _1 1	dddd	(0x0000)
R14112	p_gb_p4q1	dddd dddd dddd	0
(R0x3720)	1_0 _1 1	dddd	(0x0000)
R14114	p_gb_p4q2	dddd dddd dddd	0
(R0x3722)	1_0 _1 1	dddd	(0x0000)
R14116	p_gb_p4q3	dddd dddd dddd	0
(R0x3724)	L_02_L . 42	dddd	(0x0000)
R14118	p_gb_p4q4	dddd dddd dddd	0
(R0x3726)	L_OL · 1 ·	dddd	(0x0000)
R14208	poly sc enable	d000 0000 0000	0
(R0x3780)	L = A = = = =	0000	(0x0000)
R14210	poly origin c	0000 dddd dddd	2652
(R0x3782)	L - 7 0	dddd	(0x0A5C)
R14212	poly_origin_r	0000 0ddd dddd	865
(R0x3784)	ka-2_a9i	dddd	(0x0361)
R14272	p_gr_q5	dddd dddd dddd	0



# Table 1: Manufacturer-Specific Register List (continued)

Register	Name	Data Format	Default Value
Dec (Hex)		(Binary)	Dec( Hex)
R14274	p_rd_q5	dddd dddd dddd	0
(R0x37C2)		dddd	(0x0000)
R14276	p_bl_q5	dddd dddd dddd	0
(R0x37C4)		dddd	(0x0000)
R14278	p_gb_q5	dddd dddd dddd	0
(R0x37C6)		dddd	(0x0000)
R16082	dac_ld_6_7	dddd dddd dddd	48966
(R0x3ED2)		dddd	(0xBF46)



# **Detailed Register Descriptions**

# **Manufacturer-Specific Registers**

#### Table 2: Manufacturer-Specific Register Description

Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame				
9216	15:0	0x0003	altm_control (R/W)	N	N				
R0x2400	15:6	Х	Reserved						
	5:2	0x0000	Reserved						
	1	0x0001	altm_control_enable 0: Adaptive Local Tone Mapping Disabled. 1: Adaptive Local Tone Mapping Enabled.	N	N				
	0	0x0001	altm_bypass  0: Data goes through Adaptive Local Tone Mapping block.  1: Data does not go through the Adaptive Local Tone Mapping block.	N	Y				
9232	15:0	0x0010	altm_power_gain	N	N				
R0x2410		ls brightness alues: [0, 127	<del>_</del>						
9234	15:0	0x0010	altm_power_offset	N	N				
R0x2412		ls brightness alues: [0, 63]	of low light regions of image.						
9248	15:0	0x0013	altm_fsharp_v (R/W)	N	N				
R0x2420		ls strength of alues: [0, 63]	ALTM sharpening function.						
9250	15:0	0x0000	altm_stats_ex_win_x_start (R/W)	N	N				
R0x2422	First column of the exclusion window for ALTM stats. Legal values: [0, 4095].								
9252	15:0	0x0000	altm_stats_ex_win_width (R/W)	N	N				
R0x2424		of the exclusi alues: [0, 409	on window for ALTM stats. 5].						
9254	15:0	0x0000	altm_stats_ex_win_y_start (R/W)	N	N				
R0x2426		ow of the excl values: [0, 409	usion window for ALTM stats. <sup>[5]</sup> .						
9256	15:0	0x0000	altm_stats_ex_win_height (R/W)	N	N				
R0x2428		of the exclus alues: [0, 409	ion window for ALTM stats. 5].						
9272	15:0	0x0010	altm_control_min_factor (R/W)	N	N				
R0x2438		ment factor a alues: [0, 255	pplied to minimum illuminant Lmin ].						
9274	15:0	0x0020	altm_control_max_factor (R/W)	N	N				
R0x243A		ment factor a alues: [0, 255	pplied to maximum illuminant Lmin ].	•					
9276	15:0	0x0000	altm_control_dark_floor (R/W)	N	N				
R0x243C		alue for calcu alues: [0, 655	lation of minimum illuminant Lmin 35].	•					
9278	15:0	0x0200	altm_control_bright_floor (R/W)	N	N				
R0x243E		alue for calcu alues: [0, 655	lation of maximum illuminant Lmin (35].						



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
9280	15:0	0x0002	altm_control_damper (R/W)	N	Ν		
R0x2440		ng factor for I alues: [0, 64].	<sub>-min</sub> and L <sub>max</sub> value changes				
9282	15:0	0x0080	altm_control_key_k0 (R/W)	N	Ν		
R0x2442		eter k0 to cald alues: [0, 255	ulate the key that control brightness of the tone mapped image ].				
9284	15:0	0x0000	altm_control_key_k01_lo (R/W)	N	N		
R0x2444		eter k0*k1 to o alues: [0, 655	calculate the key that controls brightness of the tone mapped image 35].				
9286	15:0	0x0004	altm_control_key_k01_hi (R/W)	N	Ν		
R0x2446	k01 = a Legal v	ltm_control_ alues: [0, 255		l N	N		
9296 R0x2450		0x0000 al added to th alues: [0, 409	altm_out_pedestal (R/W) ne output of ALTM 5].	N	N		
12288	15:0	0x2602	chip_version_reg (R/W)	N	Ν		
R0x3000	Model	ID. Read-only	. Can be made read/write by clearing R0x301A-B[3].				
12290	15:0	0x00E4	y_addr_start (R/W)	Υ	YM		
R0x3002			ole pixels to be read out (not counting any dark rows that may be read). To ister to the starting Y value.	move the	image		
12292	15:0	0x0006	x_addr_start (R/W)	Υ	Ν		
R0x3004			risible pixels to be read out (not counting any dark columns that may be re his register to the starting X value.	ead). To m	ove the		
12294	15:0	0x0523	y_addr_end (R/W)	Υ	YM		
R0x3006	The las	t row of visib	le pixels to be read out.				
12296	15:0	0x078D	x_addr_end (R/W)	Υ	Ν		
R0x3008	The las	t column of v	isible pixels to be read out.				
12298	15:0	0x0465	frame_length_lines (R/W)	Υ	YM		
R0x300A	The nu	mber of comp	plete lines (rows) in the frame timing. This includes visible lines and vertic	al blankin	g lines.		
12300	15:0	0x044C	line_length_pck (R/W)	Υ	YM		
R0x300C			clock periods in one line (row) time. This includes visible pixels and horizones are allowed.	ntal blan	king		
12302 R0x300E	7:0	0x20	revision_number (R/W)	N	N		
12304	15:0	0xBEEF	lock_control (R/W)	N	N		
R0x3010		This register protects the mirror mode select (register read mode).  When set to value 0xBEEF, the horizontal and vertical mirror modes can be changed, otherwise these values are					
12306	15:0	0x0010	coarse_integration_time (R/W)	Υ	N		
R0x3012	Integra	ition time spe	cified in multiples of line_length_pck				
12310	15:0	0x0010	coarse_integration_time_cb (R/W)	N	N		
R0x3016	Coarse	integration t	ime in context B.				



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12314	15:0	0x0058	reset_register (R/W)	N	Υ
R0x301A	15	0x0000	Reserved		
	14:13	Х	Reserved		
	12	0x0000	smia_serialiser_dis 0: HiSPi Interface Enabled. 1: HiSPi interface Disabled.	N	N
	11	0x0000	forced_pll_on  0: PLL will be powered down when the sensor is in standby (low power mode).  1: PLL will be enabled even when the sensor is in standby.	N	N
	10	0x0000	restart_bad  1: A restart is forced any time a bad frame is detected. This can shorten the delay when waiting for a good frame, since the delay for masking out a bad frame will be the integration time rather than the full-frame time.	N	N
	9	0x0000	mask_bad  0: The sensor will produce bad (corrupted) frames as a result of some register changes.  1: Bad (corrupted) frames are masked within the sensor by extending the vertical blanking time for the duration of the bad frame.	N	N
	8	0x0000	gpi_en 0: the primary input buffers associated with the OUTPUT_ENABLE_N, TRIGGER input is powered down and cannot be used. 1: the input buffers are enabled and can be read through R0x3026-7.	N	N
	7	0x0000	parallel_en 0: The parallel data interface (DOUT[11:0], LINE_VALID, FRAME_VALID, and PIXCLK) is disabled and the outputs are placed in a high-impedance state. 1: The parallel data interface is enabled. The output signals can be switched between a driven and a high-impedance state using outputenable control.	N	N
	6	0x0001	drive_pins  0: The parallel data interface (DOUT[11:0], LINE_VALID, FRAME_VALID, and PIXCLK) may enter a high-impedance state (depending upon the enabling and use of the pad OUTPUT_ENABLE_N)  1: The parallel data interface is driven. This bit is "do not care" unless bit[7]=1.	N	N
	5	0x0000	Reserved		
	4	Χ	Reserved		
	3	0x0001	lock_reg Many parameter limitation registers that are specified as read-only are actually implemented as read/write registers. Clearing this bit allows such registers to be written.	N	N
	2	0x0000	stream 1: Places the sensor in streaming mode. 0: Places the sensor in a low power mode. The result of clearing this bit depends upon the operating mode of the sensor. Entry and exit from streaming mode can also be controlled from the signal interface.	Y	N



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12314 R0x301A	1	0x0000	restart This bit always reads as 0. Setting this bit causes the sensor to truncate the current frame at the end of the current row and start resetting (integrating) the first row. The delay before the first valid frame is read out is equal to the integration time.	N	Y
	0	0x0000	reset This bit always reads as 0. Setting this bit initiates a reset sequence: the frame being generated will be truncated.	N	Υ
			on of the sensor. For details see the bit field descriptions.	ı	
12316 R0x301C	7:0	0x00	mode_select_ (R/W)  FR0x301A-B[2].	Υ	N
	7:0			Υ	\/A.A
12317 R0x301D	7:0	0x00	image_orientation_ (R/W) Reserved	Y	YM
ROXJOID	1	0x00	vert_flip This bit is an alias of R0x3040[15].	Y	YM
	0	0x00	horiz_mirror This bit is an alias of R0x3040[14].	Y	YM
12318	15:0	0x00A8	data_pedestal (R/W)	N	Υ
R0x301E	Consta	nt offset that	is added to pixel values at the end of datapath (after all corrections).		
12321 R0x3021	7:0 This bi	0x00 t is an alias of	software_reset_ (R/W) FR0x301A-B[0].	N	Υ
12326	15:0	0x6500	gpi_status (RO)	N	N
R0x3026	15:3	RO	Reserved		
	2	RO	Reserved		
	1	RO	Reserved		
	0	RO	Reserved		
	TRIGGE	ER(2), OUTPU	f the input pins: Γ_ENABLE_N(1), SADDR(0). vired to a constant.		
12328	15:0	0x0010	row_speed (R/W)	N	N
R0x3028	2 sets of a) 000, b) 001,	of values are of 010, 100, 110	D => 0 delay (DOUT changes on rising edge of pixclk). 1 => 1/2 clk delay (DOUT changes on falling edge of pixclk).		
12330	15:0	0x0006	vt_pix_clk_div (R/W)	N	N
R0x302A			serial output clock and sensor operation clock (P2 clock divider in PLL).	ı	
12332	15:0	0x0001	vt_sys_clk_div (R/W)	N	N
R0x302C			VCO clk and the serial output clock (P1 divider in PLL).	Ι -	T
12334	15:0	0x0004	pre_pll_clk_div (R/W)	N	N
R0x302E		ut pre-divide	_		
12336 R0x3030	15:0	0x0042 ULTIPLIER	pll_multiplier (R/W)	N	N
12342		0x000C	on hix alk div/P/M/	N1	V
R0x3036	15:0		op_pix_clk_div (R/W) If to the output system clock to generate the output pixel clock.	N	Υ
12344	15:0	0x0001	op sys clk div (R/W)	N	Υ
R0x3038			to PLL output clock to generate output system clock. Read-only.	IN	T



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12346	15:0	0xFFFF	frame_count (R/W)	N	N
R0x303A	Counts	the number	of output frames. At the startup is initialized to 0xFFFF.		
12348	15:0	0x0000	frame_status (RO)	N	N
R0x303C	15:2	Х	Reserved		
	1	RO	standby_status This bit indicates that the sensor is in standby state. It can be polled after standby is entered to see when the real low-power state is entered; which can happen at the end of row or frame depending on bit R0x301A[4].	N	N
	0	RO	framesync Set on register write and reset on frame synchronization. Acts as debug flag to verify that register writes completed before last frame synchronization.	N	N
12350	15:0	0x044C	line_length_pck_cb (R/W)	Υ	N
R0x303E	horizoi For sm	ntal blanking ooth operatio	xt B. The number of pixel clock periods in one line (row) time. This includes time. Only even values are allowed. on this would be the same value as LINE_LENGTH_PCK (0x300C).		
12352	15:0	0x0000	read_mode (R/W)	Υ	YM
R0x3040	15	0x0000	vert_flip 0: Normal readout 1: Readout is flipped (mirrored) vertically so that the row specified by y_addr_end_ (+1) is read out of the sensor first.	Y	YM
			This register can only be changed when streaming is disabled		
	14	0x0000	horiz_mirror  0: Normal readout  1: Readout is mirrored horizontally so that the column specified by x_addr_end_ (+1) is read out of the sensor first.  This register can only be changed when streaming is disabled	Y	YM
	13	0x0000	read_mode_col_bin Column binning mode in context A. Pixel values are averaged in the digital domain. Use when skipping is enabled by setting x_odd_inc.	Y	N
	12	0x0000	read_mode_row_bin Analog row binning control in context A. Use when row-wise skipping is enabled by setting y_odd_inc. The y_addr_start must be an even number when using row binning.	Y	N
	11	0x0000	read_mode_col_bin_cb Column binning mode in context B. Pixel values are averaged in the digital domain. Use when skipping is enabled by setting x_odd_inc.	Y	N
	10	0x0000	read_mode_row_bin_cb Analog row binning control for context B. Use when row-wise skipping is enabled by setting y_odd_inc. The y_addr_start must be an even number when using row binning.	Y	N
	9:6	Х	Reserved		
	5	0x0000 X	read_mode_col_sum Column sum mode. Pixel values are summed in the digital domain. Use when skipping is enabled by setting x_odd_inc.	Y	N





Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame			
12354	15:0	0x0000	extra_delay (R/W)	Υ	N			
R0x3042		he last row in the frame is extended by the number of the sensor core clock periods specified here.						
			st be configured to an even value. This register can be used to fine-tune th	e sensor				
12358	15:0	num frame-ra 0x0000		l v	Υ			
R0x3046			flash (R/W)	Y	-			
KOXJO40	15	RO	strobe Reflects the current state of the FLASH output signal. Read-only.	N	N			
	14	RO	triggered Indicates that the FLASH output signal was asserted for the current frame. Read-only.	N	N			
	13:9	Х	Reserved					
	8	0x0000	en_flash	Υ	Υ			
			Enables the flash. The flash is asserted when an integration (either T1 or T2) is ongoing.					
	7	0x0000	invert_flash Invert flash output signal. When set, the FLASH output signal will be active low.	N	N			
	6	Х	Reserved					
	5:3	0x0000	xenon_frames_enable 0: Xenon flash disabled. 1-6: Number of frames with Xenon flash. 7: Xenon flash enable for all frames.	N	N			
	2:0	0x0000	xenon_frames_delay XENON_FRAMES_DELAY[2:0]: Number of the frames before the first time Xenon flash is actuated.	Y	N			
	See bit	fields for def	inition od flash and Xenon Flash control.					
12360	15:0	0x0100	flash2 (R/W)	N	N			
R0x3048	Xenon	flash pulse w	ridth in clock periods.					
12374	15:0	0x0080	green1_gain (R/W)	Υ	N			
R0x3056	Digital	Digital gain for Green1 (Gr) pixels in Context A, in format of xxxx.yyyyyyy.						
12376	15:0	0x0080	blue_gain (R/W)	Υ	N			
R0x3058			pixels, in format of xxxx.yyyyyyy.					
12378	15:0	0x0080	red_gain (R/W)	Υ	N			
R0x305A			pixels, in format of xxxx.yyyyyyy.					
12380	15:0	0x0080	green2_gain (R/W)	Υ	N			
R0x305C			en2 (Gb) pixels in Context A, in format of xxxx.yyyyyyy.					
12382	15:0	0x0080	global_gain (R/W)	Υ	N			
R0x305E			is register is equivalent to writing that code to each of the 4 color-specific egister returns the value most recently written to the green1_gain register		ters.			



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12384	15:0	0x0606	analog_gain (R/W)	Υ	N
R0x3060	15:14	Χ	Reserved		
	13:12	0x0000	coarse_gain_cb Coarse Analog gain in context B.	Y	N
	11:8	0x0006	fine_gain_cb Fine analog gain in context B	Y	N
	7:6	Х	Reserved		
	5:4	0x0000	coarse_gain Coarse Analog gain in context A.	Y	N
	3:0	0x0006	fine_gain Fine analog gain in context A.	Υ	N
	Define	s analog gain	s for both contexts		
12388	15:0	0x1902	smia_test (R/W)		
R0x3064	15:13	Х	Reserved		
	12	0x0001	Reserved		
	11:10	0x0002	Reserved		
	9	0x0000	Reserved		
	8	0x0001	embedded_data  0: Frames out of the sensor exclude the embedded data.  1: Frames of data out of the sensor include 2 rows of embedded data.  This register field should only be change while the sensor is in software standby. Disabling the embedded data will not reduce the number of vertical blanking rows.	N	N
	7	0x0000	embedded_stats_en 0: Embedded statistics are not transmitted on the 2 stats rows after the frame pixel data. 1: Embedded statistics are transmitted on the 2 stats data rows after the frame pixel data.	N	N
	6:4	Χ	Reserved		
	3:0	0x0002	Reserved		



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12398	15:0	0x9010	datapath_select (R/W)	N	N
	15:13	0x0004	slew_rate_ctrl_parallel Selects the slew (edge) rate for the Dout[11:0], FRAME_VALID, LINE_VALID and FLASH outputs. Only affects the FLASH output when parallel data output is disabled. The value (111) results in the fastest edge rates on these signals. Slowing down the edge rate can reduce ringing and electro-magnetic emissions.	N	N
	12:10	0x0004	slew_rate_ctrl_pixclk Selects the slew (edge) rate for the PIXCLK output. Has no effect when parallel data output is disabled. The value (111) results in the fastest edge rate. Slowing down the edge rate can reduce ringing and electro-magnetic emissions.	N	N
	9	0x0000	high_vcm 0: Selects HiSPi low vcm (SLVS) mode. VDD_SLVS must be 0.4V  1: Selects HiSPi high vcm mode. VDD_SLVS = VDD_IO = 1.8V	N	N
	8	0x0000	datapath_select_bit8 Not used.	N	N
	7:5	Х	Reserved		
	4	0x0001	Reserved		
	3:2	Χ	Reserved		
	1:0	0x0000	special_line_valid 00: Normal behavior of LINE_VALID 01: LINE_VALID is driven continuously (continue generating LINE_VALID during vertical blanking) 10: LINE_VALID is driven continuously as LINE_VALID XOR FRAME_VALID 11: Reserved.	N	N
12400	15:0	0x0000	test_pattern_mode (R/W)	N	Υ
R0x3070	1: Solid 2: Full o 3: Fade 256: W Other:	l color test pa color bar test to gray colo	n. Generates output data from pixel array ottern. pattern bar test pattern pattern (12-bit)		
12402	15:0	0x0000	test_data_red (R/W)	N	Υ
R0x3072			cels in the Bayer data used for the solid color test pattern and the test curs	ors.	ı
12404	15:0	0x0000	test_data_greenr (R/W)	N	Υ
R0x3074	The val cursors	_	pixels in red/green rows of the Bayer data used for the solid color test patt	ern and t	he test
12406	15:0	0x0000	test_data_blue (R/W)	N	Υ
R0x3076	The val	ue for blue p	ixels in the Bayer data used for the solid color test pattern and the test cur	sors.	_
12408 R0x3078	15:0	0x0000 ue for green	test_data_greenb (R/W) pixels in blue/green rows of the Bayer data used for the solid color test pat	N tern and	Y the tes



#### Table 2:

Manufacturer-Specific Register Description (continued)
R/W (Read or Write) bit; RO (Read Only) bit; Y (Yes); N (No); YM (Yes, Masked)

Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12418	15:0	0x0008	operation_mode_ctrl (R/W)	Υ	N
R0x3082	15:4	Х	Reserved		
	3:2	0x0002	ratio_t1_t2 T1/T2 Exposure Ratio for Context A. 0: 4x 1: 8x 2: 16x 3: 32x	Y	N
	1:0	0x0000	operation_mode Operation Mode for Context A. 0: HDR mode 1: ERS Linear mode	N	N
12420	15:0	0x0009	operation_mode_ctrl_cb (R/W)	Υ	N
R0x3084	15:4	Х	Reserved		
	3:2	0x0002	ratio_t1_t2_cb T1/T2 Exposure Ratio for Context B. 0: 4x 1: 8x 2: 16x 3: 32x	N	N
	1:0	0x0001	operation_mode_cb Operation Mode for Context B. 0: HDR mode 1: ERS Linear mode	N	N
12422	15:0	0x0000	seq_data_port (R/W)	N	N
R0x3086	Registe	er used to wr	ite to or read from the sequencer RAM.	· L	
12424	15:0	0xC000	seq_ctrl_port (R/W)	N	N
R0x3088	15	RO	sequencer_stopped Showing that sequencer is stopped (STANDBY mode) and the RAM is available for read or write.	N	N
	14	0x0001	auto_inc_on_read  1: The access_address is incremented (by 1) after each read operation from seq_data_port (which returns only 1 byte).	N	N
	13:9	Х	Reserved		
	8:0	0x0000	access_address When in STANDBY (not streaming) mode: address pointer to the sequencer RAM.	N	N
			the read and write to sequencer RAM.		
12426	15:0	0x0042	x_addr_start_cb (R/W)	N	N
R0x308A		OR_START for	context B		
12428	15:0	0x0004	y_addr_start_cb (R/W)	N	N
R0x308C	Y_ADD	R_START for			
12430	15:0	0x07C9	x_addr_end_cb (R/W)	N	N
R0x308E	X_ADE	OR_END for co	ontext B		
12432	15:0	0x0603	y_addr_end_cb (R/W)	N	N
R0x3090	Y_ADD	R_END for co	ontext B		
12442 R0x309A	15:0 Actual	0x0000 t1/t2 ratio ca	ratio_actual_t1_t2 (RO) alculated by RTL. Register has 5 fractional bits.	N	N



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame			
12448	15:0	0x0001	x_even_inc (RO)	N	N			
R0x30A0	Read-o	nly.						
12450	15:0	0x0001	x_odd_inc (R/W)	Υ	YM			
R0x30A2	1: No s							
	3: Skip 5: Skip							
		ە. values are not	t supported.					
12452	15:0	0x0001	y_even_inc (RO)	N	N			
R0x30A4	Read-o			1				
12454	15:0	0x0001	y_odd_inc (R/W)	Υ	YM			
R0x30A6	1: No s	kip.		1	ı			
	3: Skip							
	5: Skip							
12456		values are not		N	N.			
12456 R0x30A8	15:0	0x0001 INC context	y_odd_inc_cb (R/W)	N	N			
12458	15:0	0x060C	frame_length_lines_cb (R/W)	N	N			
R0x30AA				IN	IN			
		FRAME_LENGTH_LINES context B. See description for R0x300A						
12462	15:0	0x0005	x odd inc cb (R/W)	N	N			
R0x30AE	X_ODE	D_INC contex		I				
12464	15:0	0x0000	digital_test (R/W)	N	Υ			
R0x30B0	15	0x0000	Reserved					
	14	0x0000	pll_complete_bypass	N	N			
			0: PLL is enabled					
			1: PLL is bypassed. EXTCLK will be used.					
			Note that the serial interface does not function when PLL is bypassed.					
	13	0x0000	context b	N	N			
			Context Control.					
			0: Use Context A					
	12.0	V	1: Use Context B					
	12:8 7	X 0v0000	Reserved	NI	N.			
	'	0x0000	mono_chrome_operation Mono Chrome Sensor Operation.	N	N			
			0: Normal operation.					
			1: Sensor will operate similar to a mono chrome sensor. Useful in the					
			bin2 mode.					
	6:2	X	Reserved					
	1	0x0000	no_sh_jump_limit 0: In HDR mode, the increase in integration time will be limited to 4	N	N			
			times T2/T1 ratio.					
			1: In HDR mode, the sensor will accept any increase in the integration					
			time.					
	0	Х	Reserved					
12466	15:0	0x0000	tempsens_data (R/W)	Υ	N			
R0x30B2	Outpu	t value from t	emperature sensor.					



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12468	15:0	0x0000	tempsens_ctrl (R/W)	N	N
R0x30B4	15:6	0x0000	retrigger_threshold When the measured absolute temperature (ADC value) changes more than this setting, the delta dark algorithm is retriggered and the temperature is saved as the comparison level for the next measurement.  If the value is set to zero, the retrigger function will be disabled.	N	N
	5	0x0000	temp_clear_value Clear data register (sanity check).	N	N
	4	0x0000	temp_start_conversion When asserted, a new temp value will be generated for each frame capture. When asserted in standby mode, a new temp value will be generated.	N	N
	3:1	0x0000	Reserved		
	0	0x0000	tempsens_power_on 0: Temperature sensor power on 1: Temperature sensor power off	N	N
	Contro	I register for t	emperature sensor		
12470	15:0	0x0000	spare_0x30b6 (R/W)	N	N
R0x30B6	Spare r	egister for te	mpsens calibration values.		
12472	15:0	0x0000	spare_0x30b8 (R/W)		
R0x30B8	Spare r	egister for te	mpsens calibration data.		
12474	15:0	0x07EC	digital_ctrl (R/W)	Υ	N
R0x30BA	15:11	Х	Reserved		
	10	0x0001	Reserved		
	9	0x0001	Reserved		
	8	0x0001	combi_mode  1: Operation mode can switch seamlessly between HDR and Linear mode (no bad frames). The HDR sequencer is used. T1 data is output when linear mode is set by register R0x3082.	Y	N
	7	0x0001	Reserved		
	6	0x0001	Reserved		
	5	0x0001	dither_enable Enables dithering after digital gain. Dither will automatically disabled if one of digital color gains is less than 2.	N	N
	4	Х	Reserved		
	3:2	0x0003	Reserved		
	1:0	0x0000	Reserved		
12476	15:0	0x0080	green1_gain_cb (R/W)	N	N
R0x30BC	Digital	gain for Gree	n1 (Gr) pixels in Context B, in format of xxxx.yyyyyyy.		
12478	15:0	0x0080	blue_gain_cb (R/W)	N	N
R0x30BE	Digital	gain for Blue	pixels in Context B, in format of xxxx.yyyyyyy.		
12480	15:0	0x0080	red_gain_cb (R/W)	N	N
R0x30C0	Digital	gain for Red	pixels in Context B, in format of xxxx.yyyyyyy.		1
12482	15:0	0x0080	green2_gain_cb (R/W)	N	N
R0x30C2			n2 (Gb) pixels in Context B, in format of xxxx.yyyyyyy.		1



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12484	15:0	0x0080	global_gain_cb (R/W)	N	N
R0x30C4			is register is equivalent to writing that code to each of the 4 color-specific $\mathfrak g$ from this register returns the value most recently written to the green1_ga		
12486 R0x30C6	15:0	0x0123	tempsens_calib1 (R/W)	N	N
12488 R0x30C8	15:0	0x4567	tempsens_calib2 (R/W)	N	N
12490 R0x30CA	15:0	0x89AB	tempsens_calib3 (R/W)	N	N
12492 R0x30CC	15:0	0xCDEF	tempsens_calib4 (R/W)	N	N
12494	15:0	0x0000	grr_control1 (R/W)	N	N
R0x30CE	15:8	Х	Reserved		
	7	0x0000	shutter_always_open 1: The shutter pin will always be asserted (OPEN) in GRR mode.	N	N
	6	0x0000	shutter_disable 1: The shutter pin will be disabled (CLOSED) in GRR mode.	N	N
	5	0x0000	frame_start_mode  1: The sensor will match the frame time to the frame_length_lines and line_length_pck. It will not increase the frame time even if the integration time specified by coarse integration time is longer than the minimum frame-time.	N	N
	4	0x0000	slave_mode  1: The start of sensor readout will be synchronized with the external trigger (applied to pad TRIGGER).	N	N
	3	Х	Reserved		
	2	0x0000	ext_shut_pulsed 0: The external shutter is controlled by level shift. 1: The external shutter is controlled by user defined pulse	N	N
	1	Х	Reserved		
	0	0x0000	grr_mode 0: Normal ERS mode. 1: Global reset release mode.	N	N
12496	15:0	0x0005	grr_control2 (R/W)	N	N
R0x30D0	15:8	Х	Reserved		
	7:0	0x0005	gr_delay Delay between external trigger and global reset in number of rows.	N	N
12498	15:0	0x0004	grr_control3 (R/W)	N	N
R0x30D2	15:0	0x0004	ext_shut_pulse_width Width of the external shutter pulse in clock cycles. 0: The shutter pulse will be controlled by GRR_CONTROL4.	N	N
12506	15:0	0x000A	grr_control4 (R/W)	N	N
R0x30DA	15:0	0x000A	ext_shut_delay	N	N
	Delay l	oetween exte	rnal trigger and close of external shutter in number of rows.		
12542 R0x30FE	15:0	0x0000	noise_pedestal Should be set to the same value as adacd pedestal.	N	Υ



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame				
12608	15:0	0x0000	ae_roi_x_start_offset (R/W)	N	N				
R0x3140	NOTE:	Number of pixels into each row before the ROI starts NOTE: if statistics are being gathered from a scaled image then the 'number of pixels' value must be the number of scaled pixels							
12610	15:0	0x0000	ae_roi_y_start_offset (R/W)	N	N				
R0x3142	Numbe	er of rows into	o each frame before the ROI starts						
12612	15:0	0x0804	ae_roi_x_size (R/W)	N	N				
R0x3144	Numbe	er of columns	in the ROI						
12614	15:0	0x0614	ae_roi_y_size (R/W)	N	N				
R0x3146	Numbe	er of rows in t	he ROI	•					
12616	15:0	0x0000	ae_hist_begin_perc (R/W)	N	N				
R0x3148	0.xxx	x	age of Gr pixels that must have values below hist_begin. Specified as a nu	mber < 1	=				
12618	15:0	0xFFFF	ae_hist_end_perc (R/W)	N	N				
R0x314A			age of Gr pixels that must have values below hist_end. Specified as a numl eated as a special case and equates to 1.0 (100%)	per < 1 = 0	).xxxx.				
12620	15:0	0x0100	ae_hist_div (R/W)	N	N				
R0x314C	Define		which the histogram is divided into the low and high end. Boundary value	e = hist_d	iv*16				
12622	15:0	0x0020	ae_norm_width_min (R/W)	N	N				
R0x314E	calcula hist_er	tion. A value nd - hist_begi		normaliz	ed by				
12624	15:0	0x0000	ae_mean_h (RO)	N	N				
R0x3150			Gr pixels in the ROI (higher bits)						
12626	15:0	0x0000	ae_mean_l (RO)	N	N				
R0x3152	_		Gr pixels in the ROI (16 least significant bits)		1				
12628	15:0	0x0000	ae_hist_begin_h (RO)	N	N				
R0x3154			nding to the histogram bin below which(hist_begin_perc*100)% of pixels	·					
12630	15:0	0x0000	ae_hist_begin_I (RO)	N	N				
R0x3156	bits)		nding to the histogram bin below which (hist_begin_perc*100)% of pixels	exist (lov	wer 16				
12632	15:0	0x0000	ae_hist_end_h (RO)						
R0x3158	_	· ·	nding to the histogram bin below which(hist_end_perc*100)% of pixels ex	<del> </del>					
12634	15:0	0x0000	ae_hist_end_I (RO)	N	N				
R0x315A			nding to the histogram bin below which(hist_end_perc*100)% of pixels ex	ist (lowe	r 16 bits)				
12636	15:0	0x0000	ae_hist_end_mean_h (RO)						
R0x315C	The tru hist_di (higher	iv)	Gr pixels in the ROI that fall into the low end of the histogram (where low	end is de	fined by				
12638	15:0	0x0000	ae_hist_end_mean_l (RO)	N	N				
R0x315E	The tru hist di		Gr pixels in the ROI that fall into the low end of the histogram (where low	end is de	fined by				
		16 bits)							
12640			ae perc low end (RO)	N	N				



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12642	15:0	0x0000	ae_norm_abs_dev (RO)		
R0x3162	Percent	tage of Gr pix	cels in ROI that fall into the low end of the histogram. Specified as a numbe	er < 1 = 0.	xxxxx
12672	15:0	0x8089	delta_dk_control (R/W)	N	N
R0x3180	15	0x0001	delta_dk_sub_en Enables the delta dark correction.	N	N
	14	0x0000	delta_dk_every_frame Running the delta dark algorithm every frame or when gain, integration time is changing.	N	N
	13	0x0000	delta_dk_recalc Forces recalculation of the delta dark value.	N	N
	12	0x0000	Reserved		
	11	0x0000	Reserved		
	10	0x0000	delta_dk_gradient_removal Enables the gradient removal algorithm.	N	N
	9	0x0000	delta_dk_gradient_every_frame  1: The measured delta dark gradient will be applied every frame.  0: The measured delta dark gradient will be applied to the first frame after standby only. The delta dark values will be recalculated for the second frame after standby.	N	N
	8	Х	Reserved		
	7:4	0x0008	delta_dk_rows Number of dark rows to use for delta dark measurements.	N	N
	3:0	0x0009	Reserved		
12682	15:0	0x0E10	hdr_mc_ctrl1 (R/W)	Υ	N
R0x318A	15:12	Х	Reserved		
	11:0	0x0E10	s2_threshold Threshold level for end point of weighting transfer function. Pixel values above this level are chosen from exposure 2 only.	Y	N



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12684	15:0	0xC001	hdr_mc_ctrl2 (R/W)	Υ	N
R0x318C	15	0x0001	smoothing_filter_enable 0: 3-tab Motion Smoothing Filter Disabled. 1: The 3-tab Motion Smoothing Filter Enabled. Filtering is done on the motion area only.	Y	N
	14	0x0001	motion_correct_enable Motion Correction Control. 0: Motion Correction Disabled. When Motion Correction is disabled, the input data will be fed through the module as is, but with the same delay as when the algorithm is enabled. Set R0x318C[13] to remove this delay. 1: Motion Correction is enabled.	Y	N
	13	0x0000	Reserved		
	12	0x0000	Reserved		
	11:3	Х	Reserved		
	2	0x0000	all_motion_functions_force_on  1: All motion-related functions (motion correction and motion smoothing filter) are forced to be on also for HDR bypass modes.	Y	N
	1	0x0000	Reserved		
	0	0x0001	blue_halo_enable Blue Halo Algorithm Control. 0: Blue Halo Algorithm Disabled. When Blue Halo Algorithm is disabled, the input data still goes through the module as is, but with the same delay as when the algorithm is enabled. Set R0x318C[1] to remove this delay. 1: Blue Halo Algorithm Enabled.	Y	N
12686	15:0	0x0000	hdr_mc_ctrl3 (R/W)	Υ	N
R0x318E	15:14	0x0000	bypass_pix_comb_cb Data select for context B. 0: HDR data 1: T1 data. 2: T2 data. 3: Interleave mode(T1, T2,)	Y	N
	13:12	0x0000	bypass_pix_comb Data select for context A.  0: HDR data. 1: T1 data. 2: T2 data. 3: Interleave mode (T1, T2,)	Y	N
	11:0	Х	Reserved		



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12688	15:0	0x0000	hdr_mc_ctrl4 (R/W)	Υ	N
R0x3190	15	0x0000	Reserved		
	14	0x0000	noise_filter_dlo_en Enables noise filtering of small pixel values in the digital lateral overflow pixel combination.	Y	N
	13	0x0000	pixel_build_dlo 0: Digital Lateral Overflow Disabled 1: Use the digital lateral overflow method for combining t1and t2 data. This also overrides R0x318C[14], MOTION_CORRECT_EN which gets disabled.	Y	N
	12:0	Χ	Reserved		
12690	15:0	0x0400	hdr_mc_ctrl5 (R/W)	Υ	N
R0x3192	15:13	Х	Reserved		
	12:0	0x0400	s12_range Range for the HDR smooth combination weighting transfer function defined by S2-S1.	Y	N
12692	15:0	0x0BB8	hdr_mc_ctrl6 (R/W)	Υ	N
R0x3194	15:12	Х	Reserved		
	11:0	0x0BB8	t1_barrier Barrier for clipping T1 data in the digital lateral overflow combination method.	Y	N
12694	15:0	0x0DAC	hdr_mc_ctrl7 (R/W)	Υ	N
R0x3196	15:12	Х	Reserved		
	11:0	0x0DAC	t2_barrier Barrier for clipping T2 data in the digital lateral overflow combination method.	Υ	N
12696	15:0	0x061E	hdr_mc_ctrl8 (R/W)		
R0x3198	15	Х	Reserved		
	14:8	0x0006	motion_detect_q2 Range for the motion detection algorithm.	Y	N
	7:0	0x001E	motion_detect_q1 Lower threshold for the motion detection algorithm.	Υ	N



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12702	15:0	0x5040	hdr_mc_ctrl9 (R/W)	Υ	N
R0x319E	15:12	0x0005	s12_dlo_range Range of code values for the noise filter weighting transfer function for digital lateral overflow defined by s2_dlo - s1_dlo 4'b0000 = 1 4'b0001 = 2 4'b0010 = 4 4'b0011 = 8 4'b0100 = 16 4'b0101 = 32 4'b0110 = 64 4'b0111 = 128 4'b1000 = 256 4'b1001 = 512 4'b1010 = 1024 4'b1011 = 2048 4'b1100 = 4096 >= 4'b1101 = 8192  Setting the range to 8192 effectively sets s1_dlo to -4095 and s2_dlo to	N	N
	11:0	0x0040	s2_dlo_threshold Threshold level for end point of noise filter weighting transfer function for digital lateral overflow.	N	N
12706	15:0	0x0BB8	hdr mc ctrl11 (R/W)		
R0x31A2	15:12	X	Reserved		
	11:0	0x0BB8	noise_dlo_dis_threshold For the digital lateral overflow method, if either T1 data or T2 data is greater than this threshold, noise filtering is turned off. Evaluated on a single pixel.	Y	N
12716	15:0	0x100C	data_format_bits (R/W)	Υ	N
R0x31AC	15:13	Х	Reserved		
	12:8	0x0010	data_format_in The bit-width of the pixel data pre compression or truncation	N	N
	7:5	Χ	Reserved		
	4:0	0x000C	data_format_out The bit-width of the pixel data post compression or truncation.  0x10: 16-bit 0x0C: 12-bit 0x0A: 10-bit	N	N
	Data fo	rmats pre ar	nd post compression or truncation. Compression or truncation is selected in	COMPAI	NDING
	0x31D	•			
12718	15:0	0x0304	serial_format (R/W)		
R0x31AE	(reset_ 4: Quad 2: Dual	register[12]= d-lane HiSPi -lane HiSPi	nis register (interface type) is read-only. When the serial interface is enable 0), the lower byte configures the number of HiSPi lanes to be used:  or for parallel	d	



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12736	15:0	0x8000	hispi_timing (R/W)		
R0x31C0	15	0x0001	reva_comp  0: 'Disabled' - lowest power state, *_mode_sel = 2'b00. This is the 'power up' state and the state when the sensor goes into standby.  - 'Inactive' - *_mode_sel = 2'b11 but internal high speed clocks gated and transmitted clock can be stopped (as selected by 'cont_tx_clk'). This is the state during blanking  - 'Active' - *_mode_sel - high speed transmission mode	Z	N
			1: HiSPi protocol operates as in previous designs; *_mode_sel will always = 2'b11. When the sensor goes into standby the HiSPi data and clock lanes will go high-Z (by asserting *_zstate)		
	14:12	0x0000	clock_del Delay applied to the clock lane in 1/8 unit interval (UI) steps.	N	N
	11:9	0x0000	data3_del Delay applied to Data Lane 3 in 1/8 unit interval (UI) steps.	N	Ν
	8:6	0x0000	data2_del Delay applied to Data Lane 2 in 1/8 unit interval (UI) steps.	N	Ν
	5:3	0x0000	data1_del Delay applied to Data Lane 1 in 1/8 unit interval (UI) steps.	N	Ν
	2:0	0x0000	data0_del Delay applied to Data Lane 0 in 1/8 unit interval (UI) steps.	N	Ν
	master the rec	for the outp eiver circuits OLL timing ad	Y there is a DLL connected to the clock lane and each data lane, which acts ut delay buffers. This additional delay allows the user to increase the setup and can be used to compensate for skew introduced in PCB design. justment is not required, the data and clock lane delay settings should be sduce jitter, skew, and power dissipation.	or hold t	ime at
12738	15:0	0xFFFF	hispi_blanking (R/W)	N	N
R0x31C2	HiSPi B	lanking Data	·		-
12740	15:0	0xF555	hispi_sync_patt (R/W)		
R0x31C4	15:8	0x00F5	Reserved		
	7:0	0x0055	Reserved		
	HiSPi S	ync Pattern			



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12742	15:0	0x8000	hispi_control_status (R/W)		
R0x31C6	15	RO	Reserved		
	14	RO	Reserved		
	13	0x0000	Reserved		
	12	Χ	Reserved		
	11:10	0x0000	hispi_mode_sel Will select the HiSPi output protocol: 00: Data will be transmitted according to hispiS (Streaming) protocol 01: Data will be transmitted according to hispiSP protocol. SP-Packetized or SP-Streaming is selected using register R0x31C6[2]	N	N
	9	0x0000	Reserved		
	8	0x0000	Reserved		
	7	0x0000	test_enable 1: The test pattern (as defined by the test_mode) is output through the HiSPi PHY interface.	N	N
	6:4	0x0000	test_mode Determines test mode if the test mode is enabled. 0: Reserved 1: Reserved 2: Transmit differential 0 on all enabled data lanes 3: Transmit differential 1 on all enabled data lanes 4: Transmit a square wave at half the potential serial data rate on all enabled data lanes 5: Transmit a square wave at the pixel data rate on all enabled data lanes 6: Reserved 7: Transmit a continuous, repeated, sequence of pseudorandom data, with no SAV code, copied on all enabled data lanes.	N	N
	3	0x0000	blanking_data_enable Value 0, the default pattern (constant 1) is output during horizontal and vertical blanking periods Value 1, the pattern defined by the blanking_data input is output during horizontal and vertical blanking periods NOTE: for hispiSP only	N	N
	2	0x0000	streaming_mode  0: Data will be transmitted in 'packetized' format when hispiSP protocol is selected  1: Data will be transmitted in 'streaming' format when hispiSP protocol is selected  Not relevant when hispi_mode_sel[1:0] is not set to 01 (HiSPiSP)	N	N
	1	0x0000	output_msb_first Output MSB of hispi_data first	N	N
	0	0x0000	vert_left_bar_en An optional filler code of 1s may be padded after the sync code. When filler codes are enabled, the receiver must window the received image to eliminate the first data word per data lane columns per PHYs).	N	N
	See des	scriptions in t			
12744 R0x31C8	15:0	0x0000	hispi_crc_0 (RO)		



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
12746	15:0	0x0000	hispi_crc_1 (RO)				
R0x31CA							
12748	15:0	0x0000	hispi_crc_2 (RO)				
R0x31CC							
12750	15:0	0x0000	hispi_crc_3 (RO)				
R0x31CE	15.0	0.0001	15 (5.64)	<b>.</b>			
12752 R0x31D0	15:0	0x0001	companding (R/W)	N	N		
KOXZIDO	15:1	X	Reserved	L			
	0	0x0001	compand_en Enables companding. The actual input and output data width is set in DATA_FORMAT_BITS 0x31AC	N	N		
12754	15:0	0x0000	stat_frame_id (R/W)	N	N		
R0x31D2							
12758	15:0	0xFFFF	i2c_wrt_checksum (R/W)	N	N		
R0x31D6	Checks	um of I2C wr	ite operations.				
12768	15:0	0x0200	pix_def_id	N	N		
R0x31E0	15:10	Χ	Reserved				
	9	0x0001	pix_def_2D_single_en	N	N		
	8:0	Х	Reserved				
	Checks	um of I2C wr	ite operations.				
12776	15:0	0x0000	horizontal_cursor_position (R/W)	N	N		
R0x31E8	Specific	es the start ro	ow for the test cursor.				
12778	15:0	0x0000	vertical_cursor_position (R/W)	N	N		
R0x31EA	Specifie	es the start c	olumn for the test cursor.	•			
12780	15:0	0x0000	horizontal_cursor_width (R/W)				
R0x31EC	Specific	es the width,	in rows, of the horizontal test cursor. A width of 0 disables the cursor.				
12782	15:0	0x0000	vertical_cursor_width (R/W)				
R0x31EE	Specifie	es the width,	in columns, of the vertical test cursor. A width of 0 disables the cursor.				
12788	15:0	0x0000	fuse_id1 (R/W)				
R0x31F4	Read protected. Set reset_register[5] to get access to this register. Before the fuses are programmed, this						
			0000. After programming it will read back the programmed value. Read/V	/rite (the			
	<u> </u>		can be overwritten and will be restored on reset)				
12790	15:0	0x0000	fuse_id2 (R/W)				
R0x31F6	registe	Read protected. Set reset_register[5] to get access to this register. Before the fuses are programmed, this register will read 0x0000. After programming it will read back the programmed value. Read/Write (the					
12702		0x0000	can be overwritten and will be restored on reset)	N	N.I		
12792 R0x31F8	15:0		fuse_id3 (R/W) reset register[5] to get access to this register. Before the fuses are program	N nmod th	N		
ROXSITO	registe	r will read 0x	reset_register[5] to get access to this register. Before the fuses are program 0000. After programming it will read back the programmed value. Read/V can be overwritten and will be restored on reset)		15		
12794	15:0	0x0000	fuse_id4 (R/W)				
R0x31FA	registe	r will read 0x	reset_register[5] to get access to this register. Before the fuses are program 0000. After programming it will read back the programmed value. Read/V can be overwritten and will be restored on reset)		is		
12796	15:0	0x3020	cci ids (R/W)	N	N		
16130	10.0	077020	CCI_IGS (IV) **)	1.4	1.4		



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame
12800	15:0	0x0002	adacd_control (R/W)	N	N
R0x3200	15:2	Х	Reserved		
	1	0x0001	adacd_filter_en 0: AdaCD Noise Filter is disabled. 1: AdaCD Noise Filter is enable.d	N	N
	0	0x0000	low_light Adjust AdaCD algorithm for low light	N	N
12802	15:0	0x00A0	adacd_noise_model1 (R/W)	N	N
R0x3202		trength. Large but less noise	er values have greater noise reduction, but more blurring. Smaller values re e filtering.	esult in m	ore
12810	15:0	0x0000	adacd_pedestal (R/W)	N	N
R0x320A	AdaCD	pedestal valu	ue. Should be set to the same value as the noise pedestal.	I.	l .
13824	15:0	0x0000	p_gr_p0q0 (R/W)	N	N
R0x3600			for Gr. P_GR_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients
13826	15:0	0x0000	p_gr_p0q1 (R/W)		
R0x3602			for Gr. P_GR_PpQq registers are read successively when the row polynomisg the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients
13828	15:0	0x0000	p_gr_p0q2 (R/W)	N	N
R0x3604			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients
13830	15:0	0x0000	p_gr_p0q3 (R/W)		
R0x3606			for Gr. P_GR_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients
13832	15:0	0x0000	p_gr_p0q4 (R/W)		
R0x3608			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients
13834	15:0	0x0000	p_rd_p0q0 (R/W)	N	N
R0x360A			for Rd. P_RD_PpQq registers are read successively when the row polynomulated during the horizontal blanking period before a row containing Rd pi		
13836	15:0	0x0000	p_rd_p0q1 (R/W)		
R0x360C			. for Rd. P_RD_PpQq registers are read successively when the row polynom ulated during the horizontal blanking period before a row containing Rd pi		
13838	15:0	0x0000	p_rd_p0q2 (R/W)	N	N
R0x360E			for Rd. P_RD_PpQq registers are read successively when the row polynom ulated during the horizontal blanking period before a row containing Rd pi		
13840	15:0	0x0000	p_rd_p0q3 (R/W)	N	N
R0x3610			for Rd. P_RD_PpQq registers are read successively when the row polynomulated during the horizontal blanking period before a row containing Rd pi		
13842	15:0	0x0000	p_rd_p0q4 (R/W)	N	N
R0x3612			for Rd. P_RD_PpQq registers are read successively when the row polynom ulated during the horizontal blanking period before a row containing Rd pi		
13844	15:0	0x0000	p_bl_p0q0 (R/W)	N	N
R0x3614			I for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame				
13846	15:0	0x0000	p_bl_p0q1 (R/W)						
R0x3616	P0 coef are cal	O coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients re calculated during the horizontal blanking period before a row containing Bl pixels.							
13848	15:0	0x0000	p_bl_p0q2 (R/W)	N	N				
R0x3618			for Bl. P_BL_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients				
13850	15:0	0x0000	p_bl_p0q3 (R/W)						
R0x361A			for Bl. P_BL_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients				
13852	15:0	0x0000	p_bl_p0q4 (R/W)						
R0x361C			for Bl. P_BL_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients				
13854	15:0	0x0000	p_gb_p0q0 (R/W)	N	N				
R0x361E			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p						
13856	15:0	0x0000	p_gb_p0q1 (R/W)	N	Ν				
R0x3620			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p						
13858	15:0	0x0000	p_gb_p0q2 (R/W)	N	N				
R0x3622			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p						
13860	15:0	0x0000	p_gb_p0q3 (R/W)	N	N				
R0x3624			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p						
13862	15:0	0x0000	p_gb_p0q4 (R/W)	N	N				
R0x3626			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p						
13888	15:0	0x0000	p_gr_p1q0 (R/W)	N	N				
R0x3640			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients				
13890	15:0	0x0000	p_gr_p1q1 (R/W)	N	N				
R0x3642			for Gr. P_GR_PpQq registers are read successively when the row polynomic the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients				
13892	15:0	0x0000	p_gr_p1q2 (R/W)	N	N				
R0x3644			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients				
13894	15:0	0x0000	p_gr_p1q3 (R/W)	N	N				
R0x3646			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients				
13896	15:0	0x0000	p_gr_p1q4 (R/W)						
R0x3648			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients				
13898	15:0	0x0000	p_rd_p1q0 (R/W)	N	N				
R0x364A			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi						



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
13900	15:0	0x0000	p_rd_p1q1 (R/W)				
R0x364C			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
13902	15:0	0x0000	p_rd_p1q2 (R/W)	N	N		
R0x364E		P1 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.					
13904	15:0	0x0000	p_rd_p1q3 (R/W)	N	N		
R0x3650			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
13906	15:0	0x0000	p_rd_p1q4 (R/W)				
R0x3652		P1 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.					
13908	15:0	0x0000	p_bl_p1q0 (R/W)	N	N		
R0x3654			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coet	fficients		
13910	15:0	0x0000	p_bl_p1q1 (R/W)	N	N		
R0x3656		P1 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.					
13912	15:0	0x0000	p_bl_p1q2 (R/W)	Ν	N		
R0x3658			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coet	fficients		
13914	15:0	0x0000	p_bl_p1q3 (R/W)	N	N		
R0x365A			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coet	fficients		
13916	15:0	0x0000	p_bl_p1q4 (R/W)	N	N		
R0x365C			for Bl. P_BL_PpQq registers are read successively when the row polynomia githe horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		
13918	15:0	0x0000	p_gb_p1q0 (R/W)	N	N		
R0x365E			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
13920	15:0	0x0000	p_gb_p1q1 (R/W)	N	N		
R0x3660			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
13922	15:0	0x0000	p_gb_p1q2 (R/W)	N	N		
R0x3662			for Gb. P_GB_PpQq registers are read successively when the row polynomulated during the horizontal blanking period before a row containing Gb p				
13924	15:0	0x0000	p_gb_p1q3 (R/W)	N	N		
R0x3664			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
13926	15:0	0x0000	p_gb_p1q4 (R/W)				
R0x3666			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
13952	15:0	0x0000	p_gr_p2q0 (R/W)				
R0x3680			for Gr. P_GR_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
13954	15:0	0x0000	p_gr_p2q1 (R/W)				
R0x3682			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
13956	15:0	0x0000	p_gr_p2q2 (R/W)				
R0x3684		P2 coefficient for Q2 for Gr. P_GR_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gr pixels.					
13958	15:0	0x0000	p_gr_p2q3 (R/W)				
R0x3686			for Gr. P_GR_PpQq registers are read successively when the row polynomic g the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
13960	15:0	0x0000	p_gr_p2q4 (R/W)				
R0x3688			for Gr. P_GR_PpQq registers are read successively when the row polynomisg the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
13962	15:0	0x0000	p_rd_p2q0 (R/W)				
R0x368A			for Rd. P_RD_PpQq registers are read successively when the row polynom ulated during the horizontal blanking period before a row containing Rd pi				
13964	15:0	0x0000	p_rd_p2q1 (R/W)				
R0x368C			for Rd. P_RD_PpQq registers are read successively when the row polynom alated during the horizontal blanking period before a row containing Rd pi				
13966	15:0	0x0000	p_rd_p2q2 (R/W)				
R0x368E			for Rd. P_RD_PpQq registers are read successively when the row polynom ulated during the horizontal blanking period before a row containing Rd pi				
13968	15:0	0x0000	p_rd_p2q3 (R/W)				
R0x3690			for Rd. P_RD_PpQq registers are read successively when the row polynom ulated during the horizontal blanking period before a row containing Rd pi				
13970	15:0	0x0000	p_rd_p2q4 (R/W)				
R0x3692			for Rd. P_RD_PpQq registers are read successively when the row polynom alated during the horizontal blanking period before a row containing Rd pi				
13972	15:0	0x0000	p_bl_p2q0 (R/W)				
R0x3694			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		
13974	15:0	0x0000	p_bl_p2q1 (R/W)				
R0x3696			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		
13976	15:0	0x0000	p_bl_p2q2 (R/W)				
R0x3698			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		
13978	15:0	0x0000	p_bl_p2q3 (R/W)				
R0x369A			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		
13980	15:0	0x0000	p_bl_p2q4 (R/W)				
R0x369C			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		
13982	15:0	0x0000	p_gb_p2q0 (R/W)				
R0x369E			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
13984	15:0	0x0000	p_gb_p2q1 (R/W)				
R0x36A0			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
13986	15:0	0x0000	p_gb_p2q2 (R/W)				
R0x36A2		P2 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.					
13988	15:0	0x0000	p_gb_p2q3 (R/W)				
R0x36A4			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
13990	15:0	0x0000	p_gb_p2q4 (R/W)	N	N		
R0x36A6			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p				
14016	15:0	0x0000	p_gr_p3q0 (R/W)	N	N		
R0x36C0			for Gr. P_GR_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
14018	15:0	0x0000	p_gr_p3q1 (R/W)	N	N		
R0x36C2			for Gr. P_GR_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
14020	15:0	0x0000	p_gr_p3q2 (R/W)	Ν	Ν		
R0x36C4			for Gr. P_GR_PpQq registers are read successively when the row polynomiasthe for the row polynomiasthe for pixels.	al (Q) coe	fficients		
14022	15:0	0x0000	p_gr_p3q3 (R/W)	N	N		
R0x36C6			for Gr. P_GR_PpQq registers are read successively when the row polynomials the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
14024	15:0	0x0000	p_gr_p3q4 (R/W)	Ν	N		
R0x36C8			for Gr. P_GR_PpQq registers are read successively when the row polynomials the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients		
14026	15:0	0x0000	p_rd_p3q0 (R/W)	Ν	Ν		
R0x36CA			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
14028	15:0	0x0000	p_rd_p3q1 (R/W)	N	N		
R0x36CC			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
14030			p_rd_p3q2 (R/W)	N	N		
R0x36CE			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
14032	15:0	0x0000	p_rd_p3q3 (R/W)	Ν	N		
R0x36D0			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
14034	15:0	0x0000	p_rd_p3q4 (R/W)	N	N		
R0x36D2			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi				
14036	15:0	0x0000	p_bl_p3q0 (R/W)	N	N		
R0x36D4		_	for Bl. P_BL_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients		



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame	
14038	15:0	0x0000	p_bl_p3q1 (R/W)	N	N	
R0x36D6	P3 coefficient for Q1 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) co are calculated during the horizontal blanking period before a row containing Bl pixels.					
14040	15:0	0x0000	p_bl_p3q2 (R/W)	N	N	
R0x36D8		P3 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.				
14042	15:0	0x0000	p_bl_p3q3 (R/W)	N	N	
R0x36DA			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coe	fficients	
14044	15:0	0x0000	p_bl_p3q4 (R/W)	N	N	
R0x36DC		P3 coefficient for Q4 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Bl pixels.				
14046	15:0	0x0000	p_gb_p3q0 (R/W)	N	Ν	
R0x36DE			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p			
14048	15:0	0x0000	p_gb_p3q1 (R/W)	N	N	
R0x36E0		P3 coefficient for Q1 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.				
14050	15:0	0x0000	p_gb_p3q2 (R/W)	N	N	
R0x36E2		P3 coefficient for Q2 for Gb. P_GB_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Gb pixels.				
14052	15:0	0x0000	p_gb_p3q3 (R/W)	N	N	
R0x36E4			for Gb. P_GB_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Gb p			
14054	15:0	0x0000	p_gb_p3q4 (R/W)	N	N	
R0x36E6	coeffic		for Gb. P_GB_PpQq registers are read successively when the row polynomulated during the horizontal blanking period before a row containing Gb p			
14080	15:0	0x0000	p_gr_p4q0 (R/W)	N	N	
R0x3700			for Gr. P_GR_PpQq registers are read successively when the row polynomic gthe horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients	
14082	15:0	0x0000	p_gr_p4q1 (R/W)	N	Ν	
R0x3702			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients	
14084	15:0	0x0000	p_gr_p4q2 (R/W)	N	N	
R0x3704	l l	_	for Gr. P_GR_PpQq registers are read successively when the row polynomia the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients	
14086	15:0	0x0000	p_gr_p4q3 (R/W)	N	N	
R0x3706			for Gr. P_GR_PpQq registers are read successively when the row polynomisg the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients	
14088	15:0	0x0000	p_gr_p4q4 (R/W)	N	N	
R0x3708			for Gr. P_GR_PpQq registers are read successively when the row polynoming the horizontal blanking period before a row containing Gr pixels.	al (Q) coe	fficients	
14090	15:0	0x0000	p_rd_p4q0 (R/W)	N	N	
R0x370A			for Rd. P_RD_PpQq registers are read successively when the row polynom lated during the horizontal blanking period before a row containing Rd pi			



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame			
14092	15:0	0x0000	p_rd_p4q1 (R/W)					
R0x370C			for Rd. P_RD_PpQq registers are read successively when the row polynom					
			lated during the horizontal blanking period before a row containing Rd pi	xels.				
14094	15:0	0x0000	p_rd_p4q2 (R/W)					
R0x370E	P4 coefficient for Q2 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q)							
			ulated during the horizontal blanking period before a row containing Rd pi	xels.				
14096	15:0	0x0000	p_rd_p4q3 (R/W)		L			
R0x3710			for Rd. P_RD_PpQq registers are read successively when the row polynom					
14000			alated during the horizontal blanking period before a row containing Rd pi	xeis.				
14098 R0x3712	15:0	0x0000	p_rd_p4q4 (R/W)	: 1(0)	<u> </u>			
KUX3/12		P4 coefficient for Q4 for Rd. P_RD_PpQq registers are read successively when the row polynomial (Q) coefficients are calculated during the horizontal blanking period before a row containing Rd pixels.						
14100	15:0	0x0000	p bl p4q0 (R/W)	XC13.				
R0x3714			for Bl. P_BL_PpQq registers are read successively when the row polynomia	1 (O) soot	fficionts			
NOX3711			g the horizontal blanking period before a row containing Bl pixels.	ii (Q) coe	incients			
14102	15:0	0x0000	p_bl_p4q1 (R/W)					
R0x3716			for Bl. P_BL_PpQq registers are read successively when the row polynomia $\ensuremath{BL}$	al (Q) coet	fficients			
	are cal	culated during	g the horizontal blanking period before a row containing Bl pixels.					
14104	15:0	0x0000	p_bl_p4q2 (R/W)	N	N			
R0x3718	P4 coefficient for Q2 for Bl. P_BL_PpQq registers are read successively when the row polynomial (Q) coefficients							
			g the horizontal blanking period before a row containing Bl pixels.					
14106	15:0	0x0000	p_bl_p4q3 (R/W)	N	N			
R0x371A			for Bl. P_BL_PpQq registers are read successively when the row polynomia g the horizontal blanking period before a row containing Bl pixels.	al (Q) coet	ficients			
14108	15:0	0x0000	p bl p4q4 (R/W)	N	N			
R0x371C		fficient for O4	for Bl. P_BL_PpQq registers are read successively when the row polynomia	al (O) coet	fficients			
			g the horizontal blanking period before a row containing BI pixels.	\ _/				
14110	15:0	0x0000	p_gb_p4q0 (R/W)	N	N			
R0x371E	P4 coef	fficient for Q0	for Gb. P_GB_PpQq registers are read successively when the row polynom	nial (Q)				
	coeffic	ients are calcı	llated during the horizontal blanking period before a row containing Gb pi	ixels.				
14112	15:0	0x0000	p_gb_p4q1 (R/W)					
R0x3720			for Gb. $P\_GB\_PpQq$ registers are read successively when the row polynomial polynomial contents of the successive street					
	coeffic	ients are calcı	ulated during the horizontal blanking period before a row containing Gb p	xels.				
14114	15:0	0x0000	p_gb_p4q2 (R/W)		<u> </u>			
R0x3722			for Gb. $\mbox{P\_GB\_PpQq}$ registers are read successively when the row polynomial $\mbox{P\_GB\_PpQq}$					
			ulated during the horizontal blanking period before a row containing Gb p	ixels.				
14116	15:0	0x0000	p_gb_p4q3 (R/W)		<u> </u>			
R0x3724			for Gb. P_GB_PpQq registers are read successively when the row polynom					
			ulated during the horizontal blanking period before a row containing Gb pi	xels.				
14118	15:0	0x0000	p_gb_p4q4 (R/W)		<u> </u>			
R0x3726			for Gb. P_GB_PpQq registers are read successively when the row polynom					
	coeffic	ients are calcu	lated during the horizontal blanking period before a row containing Gb pi	xels.				



Register Dec (Hex)	Bits	Default	Name	Frame Sync'd	Bad Frame		
14208	15:0	0x0000	poly_sc_enable (R/W)				
R0x3780	15	0x0000	enable	N	N		
			0: Lens Shading Disabled.				
			1: Lens Shading Enabled.				
	14:0	Х	Reserved				
		T	T		Г		
14210	15:0	0x0A5C	poly_origin_c (R/W)				
R0x3782			l function: applied as offset to X (col) coordinate of pixel.		ı		
14212	15:0	0x0361	poly_origin_r (R/W)				
R0x3784			I function: applied as offset to Y (row) coordinate of pixel.				
14272	15:0	0x0000	p_gr_q5 (R/W)				
R0x37C0	Param	eter for parab	olic roll-off algorithm for greenR pixels.				
14274	15:0	0x0000	p_rd_q5 (R/W)				
R0x37C2	Param	Parameter for parabolic roll-off algorithm for red pixels.					
14276	15:0	0x0000	p_bl_q5 (R/W)				
R0x37C4	Param	eter for parab	olic roll-off algorithm for blue pixels.				
14278	15:0	0x0000	p_gb_q5 (R/W)				
R0x37C6	Param	eter for parab	olic roll-off algorithm for greenB pixels.				
16082	15:0	0xBF46	dac_ld_6_7 (R/W)	N	N		
R0x3ED2	15	0x0001	ana_sreg_shading_en	N	N		
			Analog shading correction enable				
	14	0x0000	ana_sreg_shading_on_shs	N	N		
			Analog shading correction applied on shs when set (on shr when cleared)				
	13:9	0x001F	ana_sreg_shading_curr	N	N		
			Analog shading correction current				
	8	0x0001	Reserved				
	7:6	0x0001	Reserved				
	5:3	0x0000	Reserved				
	2:1	0x0003	Reserved				
	0	0x0000	Reserved				

#### **Aptina Confidential and Proprietary**



AR0331: Register Reference Revision History

Revision History	
Rev. E	2/27/13
	• I n Table 2, "Manufacturer-Specific Register Description," on page 17, updated R0x30CE bit 2 and R0x31AE
Rev. D, Production	11/11/1
	Updated analog_gain in Table 1 and Table 2
	• Deleted Register 12352: bits 8 and 9 from Table 2
	<ul> <li>Added R0x2420, R0x31E0, R0x2410, and R0x2412 to Table 1 and Table 2</li> </ul>
	• Changed R0x301A:bit 4 to Reserved in Table 2
Rev. C, Preliminary	
•	<ul> <li>Added R0x2420 to Table 1 and Table 2.</li> </ul>
	<ul> <li>Added R0x31E0 to Table 1 and Table 2</li> </ul>
	<ul> <li>Added R0x2410 to Table 1 and Table 2</li> </ul>
	<ul> <li>Added R0x2412 to Table 1 and Table 2</li> </ul>
Rev. B, Preliminary	
·	Updated to Preliminary
	Updated register tables to Rev. 2 database
Rev. A, Advance	
	Initial release

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.