



# datasheet

PRELIMINARY SPECIFICATION

1/4" color CMOS QSXGA (5 megapixel) image sensor with OmniBSI+™ technology

## Copyright @ 2012 OmniVision Technologies, Inc. All rights reserved.

This document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample.

OmniVision Technologies, Inc. and all its affiliates disclaim all liability, including liability for infringement of any proprietary rights, relating to the use of information in this document. No license, expressed or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

The information contained in this document is considered proprietary to OmniVision Technologies, Inc. and all its affiliates. This information may be distributed to individuals or organizations authorized by OmniVision Technologies, Inc. to receive said information. Individuals and/or organizations are not allowed to re-distribute said information.

#### Trademark Information

OmniVision and the OmniVision logo are registered trademarks of OmniVision Technologies, Inc. OmniBSI+ is a trademark of OmniVision Technologies, Inc.

All other trademarks used herein are the property of their respective owners.

#### color CMOS QSXGA (5 megapixel) image sensor with OmniBSI+™ technology

datasheet (CSP4)
PRELIMINARY SPECIFICATION

version 1.1 september 2012

To learn more about OmniVision Technologies, visit www.ovt.com.

OmniVision Technologies is publicly traded on NASDAQ under the symbol OVTI.

## applications

- cellular phones
- toys
- PC multimedia
- digital still cameras

## ordering information

OV05648-A53A (color, lead-free) 53-pin CSP3

### features

- 1.4 µm x 1.4 µm pixel with OmniBSI+ technology for high performance (high sensitivity, low crosstalk, low noise)
- optical size of 1/4"
- automatic image control functions: automatic exposure control (AEC), automatic gain control (AGC), automatic white balance (AWB), and automatic black level calibration (ABLC)
- programmable controls for frame rate, AEC/AGC 16-zone size/position/weight control, mirror and flip, cropping, windowing, and panning
- defective pixel canceling
- support for output formats: 8-/10-bit raw RGB data
- support for video or snapshot operations

- support for LED and flash strobe mode
- support for internal and external frame synchronization for frame exposure mode
- support for horizontal and vertical sub-sampling
- standard serial SCCB interface
- MIPI interface (two lanes)
- 32 bytes of embedded one-time programmable (OTP) memory
- on-chip phase lock loop (PLL)
- embedded 1.5V regulator for core power
- programmable I/O drive capability, I/O tri-state configurability
- support for black sun cancellation

## key specifications (typical)

active array size: 2592 x 1944

power supply:

core: 1.5V  $\pm$  5% (with embedded 1.5V regulator) analog: 2.6  $\sim$  3.0V (2.8V typical)

I/O: 1.7V ~ 3.0V

power requirements:

active: 198 mW standby: 35 µW

temperature range:

operating: -30°C to 70°C junction temperature (see table 8-2)

stable image: 0°C to 50°C junction temperature (see table 8-2)

output formats: 8-/10-bit RGB RAW output

lens size: 1/4"

lens chief ray angle: 29.1° (see figure 10-2)

■ input clock frequency: 6~27 MHz

max S/N ratio: 34 dB

■ dynamic range: 67 dB @ 8x gain

maximum image transfer rate:

QSXGA (2592 x 1944): 15 fps

1080p: 30 fps 960p: 45 fps 720p: 60 fps

VGA (640 x 480): 90 fps

sensitivity: 600mV/Lux-sec

shutter: rolling shutterpixel size: 1.4 µm x 1.4 µm

dark current: 8 mV/s @ 50°C junction temperature

■ image area: 3673.6 µm x 2738.4 µm

**package dimensions:** 5010 μm x 4810 μm





## table of contents

1	l signal descriptions	1-1
2	2 system level description	2-1
	2.1 overview	2-1
	2.2 architecture	2-1
	2.3 format and frame rate	2-3
	2.4 I/O control	2-3
	2.4.1 system clock control	2-3
	2.5 power up sequence	2-3
	2.5.1 power up with internal DVDD	2-3
	2.5.2 power up with external DVDD source	2-4
	2.6 reset	2-5
	2.7 hardware and software standby	2-5
	2.8 serial camera control bus (SCCB) interface	2-6
	2.8.1 data transfer protocol	2-6
	2.8.2 message format	2-6
	2.8.3 read/write operation	2-6
	2.8.4 SCCB timing	2-9
	2.8.5 group write	2-10
3	3 block level description	3-1
	3.1 pixel array structure	3-1
	3.2 subsampling	3-2
	3.3 analog amplifier	3-2
	3.4 10-bit A/D converters	3-2
4	4 image sensor core digital functions	4-1
	4.1 mirror and flip	4-1
	4.2 image windowing	4-2
	4.3 test pattern	4-3
	4.3.1 color bar	4-3
	4.3.2 square	4-3
	4.3.3 random data	4-4
	4.3.4 transparent effect	4-4
	4.3.5 rolling bar effect	4-4
	4.4 AEC and AGC algorithms	4-6



		4.4.1 average-based algorithm	4-7
		4.4.2 average luminance (YAVG)	4-9
	4.5	AEC/AGC steps	4-11
		4.5.1 auto exposure control (AEC)	4-11
		4.5.2 night mode	4-11
		4.5.3 banding mode ON with AEC	4-11
		4.5.4 banding mode OFF with AEC	4-11
		4.5.5 manual exposure control	4-11
		4.5.6 auto gain control (AGC)	4-12
		4.5.7 manual gain control	4-12
		4.5.8 integration time between 1-16 rows	4-12
		4.5.9 gain insertion between AEC banding steps	4-12
		4.5.10 gain insertion between night mode steps	4-12
		4.5.11 when AEC reaches maximum	4-12
	4.6	black level calibration (BLC)	4-14
	4.7	strobe flash and frame exposure	4-15
		4.7.1 strobe flash control	4-15
	4.8	xenon flash control	4-15
		4.8.1 LED1 & 2 mode	4-16
		4.8.2 LED 3 mode	4-17
	4.9	frame exposure (FREX) mode	4-18
		4.9.1 FREX control	4-18
		4.9.2 STROBE control in FREX mode	4-21
	4.10	FREX strobe flash control	4-22
	4.11	l one-time programmable (OTP) memory	4-23
		4.11.1 OTP program	4-24
		4.11.2 OTP read	4-25
5	imag	e sensor processor digital functions	5-1
	5.1	ISP general controls	5-1
	5.2	defect pixel cancellation (DPC)	5-3
	5.3	auto white balance (AWB)	5-3
	5.4	post binning filter	5-5
	5.5	picture-in-picture (PIP)	5-6



6	image sensor output interface digital functions	6-1
	6.1 system control	6-1
	6.2 SCCB	6-5
	6.3 group register write	6-5
	6.4 timing control	6-6
	6.5 frame control (FC)	6-8
	6.6 mobile industry processor interface (MIPI)	6-9
7	register tables	7-1
	7.1 system control [0x3000 - 0x3209]	7-1
	7.2 group hold control [0x3200 - 0x3208]	7-6
	7.3 AEC/AGC [0x3500 - 0x373A, 0x3A00 - 0x3A21, 0x5680 - 0x5A41]	7-7
	7.4 timing control [0x3800 - 0x3834]	7-12
	7.5 strobe/frame exposure [0x3B00 - 0x3B0C]	7-14
	7.6 OTP control [0x3D00 - 0x3D21]	7-15
	7.7 BLC control [0x4000 - 0x4067]	7-16
	7.8 frame control [0x4200 - 0x4202]	7-17
	7.9 MIPI control [0x4800 - 0x4843]	7-18
	7.10 ISP control [0x5000 - 0x5059]	7-24
	7.11 AWB control [0x5180 - 0x51DF]	7-29
	7.12 ISP output windows [0x5980 - 0x5988]	7-31
8	operating specifications	8-1
	8.1 absolute maximum ratings	8-1
	8.2 functional temperature	8-1
	8.3 DC characteristics	8-2
	8.4 AC characteristics	8-3
9	mechanical specifications	9-1
	9.1 physical specifications	9-1
	9.2 IR reflow specifications	9-2
10	O optical specifications	10-1
	10.1 sensor array center	10-1
	10.2 lens chief ray angle (CRA)	10-2





# list of figures

figure 1-1	pin diagram	1-4
figure 2-1	OV5648 block diagram	2-1
figure 2-2	reference design schematic	2-2
figure 2-3	power up timing with internal DVDD	2-4
figure 2-4	power up timing with external DVDD source	2-5
figure 2-5	message type	2-6
figure 2-6	SCCB single read from random location	2-7
figure 2-7	SCCB single read from current location	2-7
figure 2-8	SCCB sequential read from random location	2-7
figure 2-9	SCCB sequential read from current location	2-8
figure 2-10	SCCB single write to random location	2-8
figure 2-11	SCCB sequential write to random location	2-8
figure 2-12	SCCB interface timing	2-9
figure 3-1	sensor array region color filter layout	3-1
figure 3-2	example of 2x2 binning	3-2
figure 4-1	mirror and flip samples	4-1
figure 4-2	image windowing	4-2
figure 4-3	color bar types	4-3
figure 4-4	color, black and white square bars	4-3
figure 4-5	transparent effect	4-4
figure 4-6	rolling bar effect	4-4
figure 4-7	desired convergence	4-7
figure 4-8	average-based window definition	4-9
figure 4-9	xenon flash mode	4-15
figure 4-10	LED $1\ \&\ 2$ mode - one pulse output	4-16
figure 4-11	LED $1\ \&\ 2\ \text{mode}$ - multiple pulse output	4-17
figure 4-12	LED 3 mode	4-17
figure 4-13	FREX modes	4-18
figure 4-14	FREX mode 1 timing diagram	4-18
figure 4-15	FREX mode 2 timing diagram (when shutter delay is longer than exposure time)	4-20
figure 4-16	FREX mode 2 timing diagram (when shutter delay is shorter than exposure time)	4-20
figure 4-17	STROBE control in FREX mode	4-21



figure 5-1	picture-in-picture image	5-6
figure 5-2	picture-in-picture function block diagram	5-6
figure 9-1	package specifications	9-1
figure 9-2	IR reflow ramp rate requirements	9-2
figure 10-1	sensor array center	10-1
figure 10-2	chief ray angle (CRA)	10-2



## list of tables

table 1-1	signal descriptions	1-1
table 1-2	pin configuration under various conditions	1-3
table 2-1	format and frame rate	2-3
table 2-2	SCCB interface timing specifications	2-9
table 2-3	SCCB interface register	2-10
table 2-4	group hold registers	2-10
table 3-1	horizontal and vertical binning registers	3-2
table 4-1	mirror flip control registers	4-1
table 4-2	image windowing registers	4-2
table 4-3	test pattern registers	4-5
table 4-4	AEC/AGC control function registers	4-6
table 4-5	average based control function registers	4-8
table 4-6	average luminance control function registers	4-9
table 4-7	AEC/AGC registers	4-12
table 4-8	BLC control functions	4-14
table 4-9	flashlight modes	4-15
table 4-10	FREX mode 2 timing point description	4-19
table 4-11	FREX strobe control functions	4-22
table 4-12	2 OTP control function registers	4-23
table 5-1	ISP general control registers	5-1
table 5-2	defect pixel cancellation registers	5-3
table 5-3	AWB control registers	5-3
table 5-4	post binning control registers	5-5
table 5-5	PIP control registers	5-7
table 5-6	SPI control registers	5-7
table 6-1	system control registers	6-1
table 6-2	system control registers	6-5
table 6-3	group hold control registers	6-5
table 6-4	timing control registers	6-6
table 6-5	frame control registers	6-8
table 6-6	MIPI transmitter registers	6-9
table 7-1	system control registers	7-1



table 7-2	group hold control registers	7-6
table 7-3	AEC/AGC registers	7-7
table 7-4	system timing registers	7-12
table 7-5	strobe/frame exposure control registers	7-14
table 7-6	OTP control registers	7-15
table 7-7	BLC registers	7-16
table 7-8	frame control registers	7-17
table 7-9	MIPI registers	7-18
table 7-10	ISP control registers	7-24
table 7-11	AWB registers	7-29
table 7-12	ISP output windows registers	7-31
table 8-1	absolute maximum ratings	8-1
table 8-2	functional temperature	8-1
table 8-3	DC characteristics (-30°C < TJ < 70°C)	8-2
table 8-4	timing characteristics	8-3
table 9-1	package dimensions	9-1
table 9-2	reflow conditions	9-2
table 10-1	CRA versus image height plot	10-2



## signal descriptions

table 1-1 lists the signal descriptions and their corresponding pin numbers for the OV5648 image sensor. The package information is shown in section 9.

signal descriptions (sheet 1 of 2) table 1-1

pin number	signal name	pin	description	default status
	signal name	type		Status
A1	NC	-	no connect	
A2	DVDD	power	digital circuit power	1.5V
A3	STROBE	output	frame exposure output indicator	
A4	VSYNC	I/O	video output vertical signal	
A5	SDI1	I/O	SPI interface data input 1	
A6	DVDD	power	digital circuit power	1.5V
A7	DOGND	ground	I/O ground	
A8	NC	-	no connect	
B1	AGND	ground	analog ground	
B2	PWDNB	input	power down (active low with pull down resistor)	
B3	DOGND	ground	I/O ground	
B4	GPIO	I/O	general purpose I/O	
B5	SDI0	I/O	SPI interface data input 0	
В6	SCK	I/O	SPI interface input clock	
B7	AVDD	power	analog power	2.8V
В8	DVDD	power	digital circuit power	1.5V
C1	AVDD	power	analog power	2.8V
C2	ТМ	input	test mode (active high with pull down resistor)	
C3	RESETB	input	system reset (active low with pull up resistor)	
C4	FREX	I/O	frame exposure input / mechanical shutter	
C5	DOVDD	power	I/O power	1.8/2.8V
C6	SIOC	input	SCCB interface input clock	
C7	SIOD	I/O	SCCB interface data	
C8	AGND	ground	analog ground	
D1	NC	_	no connect	



table 1-1 signal descriptions (sheet 2 of 2)

pin		pin		default
number	signal name	type	description	status
D7	NC	_	no connect	'
D8	NC	_	no connect	
E1	NC	_	no connect	
E8	NC	_	no connect	
F1	AVDD	power	analog power	2.8V
F2	HVDD	input	reference	
F3	DVDD	power	digital circuit power	1.5V
F4	DOGND	ground	I/O ground	
F5	EGND	ground	MIPI ground	
F6	EVDD	power	MIPI power	1.5V
F7	DOGND	ground	I/O ground	
F8	DVDD	power	digital circuit power	1.5V
G1	AGND	ground	analog ground	
G2	PVDD	power	PLL analog power	2.8V
G3	XVCLK	input	system clock input	
G4	MDP0	output	MIPI data positive output	
G5	MDN0	output	MIPI data negative output	
G6	MDP1	output	MIPI data positive output	
G7	MDN1	output	MIPI data negative output	
G8	DOVDD	power	I/O power	
H1	NC	_	no connect	
H2	NVDD	input	reference	
H3	DOVDD	power	I/O power	1.8V/2.8V
H4	DOVDD	power	I/O power	1.8V/2.8V
H5	МСР	output	MIPI clock positive output	
H6	MCN	output	MIPI clock negative output	
H7	DOVDD	power	I/O power	1.8V/2.8V
H8	NC	_	no connect	
•				




table 1-2 pin configuration under various conditions

pin	-:1	БЕОЕТЯ	DECET		hardware standby
number	signal	RESET <sup>a</sup>	post-RESET	software sleep	(power down pin = 0)
A3	STROBE	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
A4	VSYNC	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
A5	SDI1	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
B2	PWDNB	input	input	input	input
B4	GPIO	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
B5	SDI0	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
В6	SCK	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
C2	TM	input	input	input	input
C3	RESETB	input	input	input	input
C4	FREX	high-z	input by default (configurable)	high-z by default (configurable)	high-z by default (configurable)
C6	SIOC	high-z	input	input	high-z
C7	SIOD	high-z	I/O	I/O	open drain
F2	HVDD	high-z	open drain	open drain	high-z
G3	XVCLK	input	input	input	high-z
G4	MDP0	high-z	LP1	LP1	LP1
G5	MDN0	high-z	LP1	LP1	LP1
G6	MDP1	high-z	LP1	LP1	LP1
G7	MDN1	high-z	LP1	LP1	LP1
H2	NVDD	high-z	open drain	open drain	high-z
H5	MCP	high-z	LP1	LP1	LP1
H6	MCN	high-z	LP1	LP1	LP1

a. PWDN pin = 1 when chip power up



**figure 1-1** pin diagram



5648\_CSP3\_DS\_1\_1



## 2 system level description

#### 2.1 overview

The OV5648 is a low voltage, high performance, 5 megapixel CMOS image sensor that provides 2592x1944 video output using OmniBSI+™ technology. It provides multiple resolution raw images via the control of the serial camera control bus.


The OV5648 has an image array capable of operating up to 15 fps in 2592x1944 resolution with user control of image quality, data transfer, camera functions through the SCCB interface. The OV5648 uses innovative OmniBSI+ technology to improve the sensor performance without physical or optical trade-offs.

The OV5648 includes a one-time programmable (OTP) memory.

#### 2.2 architecture

The OV5648 sensor core generates streaming pixel data at a constant frame rate, indicated by VSYNC. **figure 2-1** shows the functional block of the OV5648 image sensor. **figure 2-2** shows an example application of the OV5648.

figure 2-1 OV5648 block diagram





DOVDD  $\mathsf{D} \underline{\mathsf{V}} \mathsf{D} \mathsf{D}$ EVDD AVDD AF\_AGND C6 0.1µF-0201 AF\_VCC AF\_PD STROBE SIOD RESETB HRS FX12B-40S-04.5V VSYNC FREX MDP1 VN0 NVDD DOGNE PWDNB MDN1 F1 AVDD DVD DGND AGND MCP × H1 MCN × DOVDI DGND PVDD EVDE MDP0 PWDNB B2 PWDNB DOGNE MDN0 AGND SDI0 DGND A8 × × Al XVCLK DVDD DVDD ΔVDD AVDE DOVDD × SIOD DVDD SIOD DGND DGND U3 AD5823 note 1 PWDNB should be controlled from the system level (refer to the sensor datasheet). **note 2** RESETB should be controlled from the system level (refer to the sensor datasheet). AGNI VDI **note 3** FREX should be connected to ground outside of module if unused. **note 4** AVDD is 2.6-3.0V of sensor analog power (clean). during OTP programming, an AVDD voltage range of 2.5V ±10% is required. OTP read may use normal AVDD voltage range.  $\textbf{note 5} \quad \text{DOVDD is } 1.7\text{--}3.0 \text{V of sensor digital IO power (clean)}. \ 1.8 \text{V is recommended}.$ note 6 DVDD is 1.5V ±5% of sensor core power (clean).

OV5648 internal regulator (no external 1.5V DVDD is needed) is recommended for 1.8V DOVDD. external 1.5V DVDD is recommended for 2.8V DOVDD. Hnote 7 sensor AGND and DGND should be separated and connected to a single point outside PCB (do not connect inside the module). DOVDD DVDD EVDD  $\label{eq:continuous} \begin{array}{ll} \textbf{note 8} & \texttt{capacitors should be close to the related sensor pins} \\ & \texttt{there is } 0.1 \mu \text{F-}0201 \ \texttt{capacitor between PVDD and DGND instead of AGND.} \end{array}$  $\textbf{note 9} \ \ \text{if more space available, use } 1\mu\text{F-}0402\,\text{capacitor between DVDD} \ \text{and DGND}.$ note 10 EVDD/EGND are power/ground for MIPI core.

MCP and MCN are MIPI clock lane positive and negative output.

MDP0 and MDN0 are MIPI 1st data lane positive and negative output.

MDP1 and MDN1 are MIPI 2nd data lane positive and negative output. note 12 AF\_PD is active low and it should be connected to DOVDD during normal operation if it is not controlled by the ISP.

figure 2-2 reference design schematic



note 13 AF\_VCC is 2.8-3.3V.

5648\_CSP3\_DS\_2\_2

#### 2.3 format and frame rate

table 2-1 format and frame rate

format	resolution	frame rate	methodology	pixel clock
5 Mpixel	2592x1944	15 fps	full resolution	84 MHz
1080p	1080p 1920x1080		cropping	84 MHz
quarter 5Mp	1296x972	45 fps	cropping, subsampling/binning	84 MHz
720p	1280x720	60 fps	cropping, subsampling/binning	84 MHz
VGA	640x480	90 fps	cropping, subsampling/binning	84 MHz

## 2.4 I/O control

#### 2.4.1 system clock control

The OV5648 has an on-chip PLL which generates a default 84 MHz clock from a 6~27 MHz input clock. A built-in programmable clock divider generates different internal frequencies.

### 2.5 power up sequence

Based on the system power configuration (1.8V or 2.8V for I/O power), using external DVDD or internal DVDD, the power up sequence will differ. If 1.8V is used for I/O power, using the internal DVDD is preferred. If 2.8V is used for I/O power, due to the high voltage drop of the internal DVDD regulator, there is a potential heat issue. Hence, for a 2.8V power system, OmniVision recommends using an external DVDD source. Due to the higher power-down current when using an external DVDD source, OmniVision strongly recommends cutting off all power supplies, including the external DVDD, when the sensor is not in use.

#### 2.5.1 power up with internal DVDD


For powering up with the internal DVDD and SCCB access during the power ON period, the following conditions must occur:

- 1. when DOVDD and AVDD are turned ON, make sure DOVDD becomes stable before AVDD becomes stable
- 2. PWDNB is active low with an asynchronized design (does not need clock)
- 3. PWDNB must be low during the power up period
- 4. for PWDNB to go high, power must first become stable (AVDD to PWDNB ≥ 5 ms)
- 5. RESETB is active low with an asynchronized design
- 6. state of RESETB does not matter during power up period once DOVDD is stable
- 7. master clock XVCLK should be provided at least 1 ms before host accesses the sensor's registers
- host can access SCCB bus (if shared) during entire period. 20 ms after PWDNB goes high or 20 ms after RESETB goes high if reset is inserted after PWDNB goes high, host can access the sensor's registers to initialize the sensor



figure 2-3 power up timing with internal DVDD

#### DOVDD first, then AVDD, and rising time is less than 5 ms



 $\begin{array}{ll} \textbf{note} & T0 \geq 0 \text{ ms: delay from DOVDD stable to AVDD stable} \\ & T2 \geq 5 \text{ ms: delay from AVDD stable to sensor power up stable} \end{array}$ 

5648\_DS\_2\_3

#### 2.5.2 power up with external DVDD source


For powering up with an external DVDD source and SCCB access during the power ON period, the following conditions must occur:

- 1. when DOVDD and AVDD are turned ON, make sure DOVDD becomes stable before AVDD becomes stable
- 2. when AVDD and DVDD are turned ON, make sure AVDD becomes stable before DVDD becomes stable
- 3. PWDNB is active low with an asynchronized design (does not need clock)
- 4. for PWDNB to go high, power must first become stable (DVDD to PWDNB ≥ 5 ms)
- 5. all power supplies are cut off when the camera is not in use (power down mode is not recommended
- 6. RESETB is active low with an asynchronized design
- 7. state of RESETB does not matter during power up period once DOVDD is stable
- 8. master clock XVCLK should be provided at least 1 ms before host accesses the sensor's registers
- host can access SCCB bus (if shared) during entire period. 20 ms after PWDNB goes high or 20 ms after RESETB goes high if reset is inserted after PWDNB goes low, host can access the sensor's registers to initialize the sensor



**figure 2-4** power up timing with external DVDD source

#### DOVDD first, then AVDD, followed by DVDD, and rising time is less than 5 $\mbox{ms}$



 $\textbf{note} \quad T0 \geq 0 \text{ ms: delay from DOVDD stable to AVDD stable}$ 

 $T1 \ge 0$  ms: delay from AVDD stable to DVDD stable

 $T2 \ge 5$  ms: delay from DVDD stable to sensor power up stable

5648\_DS\_2\_4

#### 2.6 reset

Two reset modes are available for the OV5648:

- hardware reset
- SCCB software reset

The OV5648 sensor includes a RESETB pin that forces a complete hardware reset when it is pulled low (GND). The OV5648 clears all registers and resets them to their default values when a hardware reset occurs. A reset can also be initiated through the SCCB interface by setting register 0x0103[0]to high.

The whole chip will be reset during power up. Manually applying a hard reset upon power up is recommended even though the on-chip power up reset is included. The hard reset is active low with an asynchronized design. The reset pulse width should be greater than or equal to 1 ms.

## 2.7 hardware and software standby

Two suspend modes are available for the OV5648:

- hardware standby
- software standby

To initiate hardware standby mode, the PWDN pin must be tied to low while in MIPI mode. Set register 0x3018[4:3] to 2'b11 before the PWDNB pin is set to low. When this occurs, the OV5648 internal device clock is halted and all internal counters are reset and registers are maintained.

Executing a software standby (0x0100[0]) through the SCCB interface suspends internal circuit activity but does not halt the device clock. All register content is maintained in both modes.



## 2.8 serial camera control bus (SCCB) interface

The Serial Camera Control Bus (SCCB) interface controls the image sensor operation. Refer to the *OmniVision Technologies Serial Camera Control Bus (SCCB) Specification* for detailed usage of the serial control port.

#### 2.8.1 data transfer protocol


The data transfer of the OV5648 follows the SCCB protocol.

#### 2.8.2 message format

The OV5648 supports the message format shown in figure 2-5. The 7-bit address of the OV5648 is 0x36 by default but can be programmed using register 0x3002[7:1]. The repeated START (Sr) condition is not shown in figure 2-6, but is shown in figure 2-7 and figure 2-8.

#### figure 2-5 message type

message type: 16-bit sub-address, 8-bit data, and 7-bit slave address



#### 2.8.3 read / write operation

The OV5648 supports four different read operations and two different write operations:


- a single read from random locations
- · a sequential read from random locations
- · a single read from current location
- · a sequential read from current location
- · single write to random locations
- · sequential write starting from random location

The sub-address in the sensor automatically increases by one after each read/write operation.

In a single read from random locations, the master does a dummy write operation to desired sub-address, issues a repeated start condition and then addresses the camera again with a read operation. After acknowledging its slave address, the camera starts to output data onto the SIOD line as shown in **figure 2-6**. The master terminates the read operation by setting a negative acknowledge and stop condition.




**figure 2-6** SCCB single read from random location




If the host addresses the camera with read operation directly without the dummy write operation, the camera responds by setting the data from last used sub-address to the SIOD line as shown in **figure 2-7**. The master terminates the read operation by setting a negative acknowledge and stop condition.

**figure 2-7** SCCB single read from current location



The sequential read from a random location is illustrated in figure 2-8. The master does a dummy write to the desired sub-address, issues a repeated start condition after acknowledge from slave and addresses the slave again with read operation. If a master issues an acknowledge after receiving data, it acts as a signal to the slave that the read operation shall continue from the next sub-address. When master has read the last data byte, it issues a negative acknowledge and stop condition.


**figure 2-8** SCCB sequential read from random location






The sequential read from current location is similar to a sequential read from a random location. The only exception is that there is no dummy write operation. as shown in **figure 2-9**. The master terminates the read operation by setting a negative acknowledge and stop condition.

**figure 2-9** SCCB sequential read from current location




The write operation to a random location is illustrated in **figure 2-10**. The master issues a write operation to the slave, sets the sub-address and data correspondingly after the slave has acknowledged. The write operation is terminated with a stop condition from the master.

**figure 2-10** SCCB single write to random location



The sequential write is illustrated in **figure 2-11**. The slave automatically increments the sub-address after each data byte. The sequential write operation is terminated with stop condition from the master.

figure 2-11 SCCB sequential write to random location





#### 2.8.4 SCCB timing

figure 2-12 SCCB interface timing




table 2-2 SCCB interface timing specifications<sup>ab</sup>

symbol	parameter	min	typ	max	unit
$f_{SIOC}$	clock frequency			400	kHz
t <sub>LOW</sub>	clock low period	1.3			μs
t <sub>HIGH</sub>	clock high period	0.6			μs
t <sub>AA</sub>	SIOC low to data out valid	0.1		0.9	μs
t <sub>BUF</sub>	bus free time before new start	1.3			μs
t <sub>HD:STA</sub>	start condition hold time	0.6			μs
t <sub>SU:STA</sub>	start condition setup time	0.6			μs
t <sub>HD:DAT</sub>	data in hold time	0			μs
t <sub>SU:DAT</sub>	data in setup time	0.1			μs
t <sub>SU:STO</sub>	stop condition setup time	0.6			μs
$t_R$ , $t_F$	SCCB rise/fall times			0.3	μs
t <sub>DH</sub>	data out hold time	0.05			μs

a. SCCB timing is based on 400 kHz mode



b. timing measurement shown at the beginning of the rising edge or/and of the falling edge signifies 10%, timing measurement shown in the middle of the rising/falling edge signifies 50%, timing measurement shown at the beginning of the rising edge or/and of the falling edge signifies 90%

#### 2.8.5 group write

Group write is supported in order to update a group of registers in the same frame. These registers are guaranteed to be written prior to the internal latch at the frame boundary.

The OV5648 supports up to four groups. These groups share a total of 512 bytes of RAM and the size of each group is programmable by adjusting the start address. Each setting requires three bytes, two for the address and one for data.

table 2-3 SCCB interface register

address	register name	default value	R/W	description
0x3104	SCCB_PLL	0x20	RW	Bit[6]: sda_vblank Bit[5]: r_sys_sel (sclk) 0: pll2_daclk 1: pll1_sclk Bit[4]: r_dac_sel (sen_clk) 0: pll2_daclk 1: pll1_sclk Bit[3]: r_daclk (dacclk) 0: pll2_daclk 1: pll1_sclk Bit[2:0]: Debug mode

table 2-4 group hold registers

address	register name	default value	R/W	description
0x3208	GROUP ACCESS	_	W	Group Access Bit[7:4]: group_ctrl 0000: Group hold start 0001: Group hold end 1010: Group launch others: Reserved Bit[3:0]: group_id 0000: Group bank 0, default start from address 0x00 0001: Group bank 1, default start from address 0x40 0010: Group bank 2, default start from address 0x80 0011: Group bank 3, default start from address 0xB0 others: Reserved
0x3209	GRP0_PERIOD	0x00	RW	Frames For Staying in Group 0
0x320A	GRP1_PERIOD	0x00	RW	Frames For Staying in Group 1
0x320B	GRP_SWCTRL	0x01	RW	Bit[3]: group_switch_repeat Bit[2]: context_en Bit[1:0]: Second group selection



## 3 block level description


### 3.1 pixel array structure

The OV5648 sensor has an image array of 2624 columns by 1956 rows (5,132,544 pixels). **figure 3-1** shows a cross-section of the image sensor array.

The color filters are arranged in a Bayer pattern. The primary color BG/GR array is arranged in line-alternating fashion. Of the 5,132,544 pixels, 5,038,848 (2592x1944) are active pixels and can be output. The other pixels are used for black level calibration and interpolation. The center 2592x1944 is suggested to be output from the whole active pixel array. The backend processor can use the boundary pixels for additional processing.

The sensor array design is based on a field integration read-out system with line-by-line transfer and an electronic shutter with a synchronous pixel read-out scheme.

**figure 3-1** sensor array region color filter layout






## 3.2 subsampling

There are two subsampling modes in the OV5648: binning and skipping. Both are acceptable methods of reducing output resolution while maintaining the field of view. Binning is usually preferred as it increases the pixel's signal-to-noise ratio. When the binning function is ON, voltage levels of adjacent pixels are averaged. In skipping mode (binning function is OFF), alternate pixels, which are not output, are merely skipped. The OV5648 supports 2x2 binning. **figure 3-2** illustrates 2x2 binning, where the voltage levels of two horizontal (2x1) adjacent same-color pixels are averaged before entering the ADC. See **table 3-1** for horizontal and vertical binning registers.

**figure 3-2** example of 2x2 binning



Sensor timing adjustment is necessary after applying binning. Please consult your local OmniVision FAE for details.

table 3-1 horizontal and vertical binning registers

address	register name	default value	R/W	description
0x3820	TIMING_TC_REG20	0x40	RW	Bit[0]: Vertical binning 0: Disable 1: Enable
0x3821	TIMING_TC_REG21	0x00	RW	Bit[0]: Horizontal binning 0: Disable 1: Enable

## 3.3 analog amplifier

When the column sample/hold circuit has sampled one row of pixels, the pixel data will shift out one-by-one into an analog amplifier.

## 3.4 10-bit A/D converters

The balanced signal is then digitized by the on-chip 10-bit ADC. The actual conversion rate is determined by the frame rate and resolution.




## 4 image sensor core digital functions

## 4.1 mirror and flip

The OV5648 provides mirror and flip read-out modes, which respectively reverse the sensor data read-out order horizontally and vertically (see **figure 4-1**). In flip mode, the OV5648 does not need additional settings because the ISP block will auto-detect whether the pixel is in the red line or blue line and make the necessary adjustments.

figure 4-1 mirror and flip samples



5648\_DS\_4\_1

table 4-1 mirror flip control registers

address	register name	default value	R/W	description
0x3820	TIMING_TC_REG20	0x40	RW	Timing Control  Bit[2]: ISP vertical flip  Bit[1]: Sensor vertical flip
0x3821	TIMING_TC_REG21	0x00	RW	Timing Control  Bit[2]: ISP mirror  Bit[1]: Sensor mirror



## 4.2 image windowing

An image windowing area is defined by four parameters, x\_addr\_start, x\_addr\_end, y\_addr\_start, y\_addr\_end. By properly setting the parameters, any portion or size within the sensor array can be defined as an visible area. Windowing is achieved by simply masking off the pixels outside of the defined window; thus, the original timing will not be affected.

figure 4-2 image windowing




table 4-2 image windowing registers

register name	default value	R/W	description
TIMING_X_ADDR_START	0x00	RW	Bit[3:0]: x_addr_start[11:8]
TIMING_X_ADDR_START	0x0C	RW	Bit[7:0]: x_addr_start[7:0]
TIMING_Y_ADDR_START	0x00	RW	Bit[3:0]: y_addr_start[11:8]
TIMING_Y_ADDR_START	0x04	RW	Bit[7:0]: y_addr_start[7:0]
TIMING_X_ADDR_END	0x0A	RW	Bit[3:0]: x_addr_end[11:8]
TIMING_X_ADDR_END	0x33	RW	Bit[7:0]: x_addr_end[7:0]
TIMING_Y_ADDR_END	0x07	RW	Bit[3:0]: y_addr_end[11:8]
TIMING_Y_ADDR_END	0xA3	RW	Bit[7:0]: y_addr_end[7:0]
	TIMING_X_ADDR_START  TIMING_X_ADDR_START  TIMING_Y_ADDR_START  TIMING_Y_ADDR_START  TIMING_X_ADDR_END  TIMING_X_ADDR_END  TIMING_Y_ADDR_END	register name value  TIMING_X_ADDR_START 0x00  TIMING_X_ADDR_START 0x0C  TIMING_Y_ADDR_START 0x00  TIMING_Y_ADDR_START 0x04  TIMING_X_ADDR_END 0x0A  TIMING_X_ADDR_END 0x33  TIMING_Y_ADDR_END 0x07	register namevalueR/WTIMING_X_ADDR_START0x00RWTIMING_X_ADDR_START0x0CRWTIMING_Y_ADDR_START0x00RWTIMING_Y_ADDR_START0x04RWTIMING_X_ADDR_END0x0ARWTIMING_X_ADDR_END0x33RWTIMING_Y_ADDR_END0x07RW




### 4.3 test pattern

For testing purposes, the OV5648 offers three types of test patterns, color bar, square and random data. The OV5648 also offers two effects: transparent effect and rolling bar effect. The output type of test pattern is controlled by register 0x503D[1:0] (test\_pattern\_type).

#### 4.3.1 color bar

There are four types of color bars shown in figure 4-3. The output type of color the color bar can be selected by bar style register 0x503D[3:2].


figure 4-3 color bar types



#### 4.3.2 square

There are two types of square patterns: color square and black-white square. Register 0x503D[4] (squ\_bw) determines which type of square will be output.

figure 4-4 color, black and white square bars





#### 4.3.3 random data

There are two types of random data test patterns: frame-changing and frame-fixed random data. The output type of random data is determined by register 0x503E[4] (rnd\_same). The random seed is set by register 0x503E[3:0] (rnd\_seed).

#### 4.3.4 transparent effect

The transparent effect is enabled by register 0x503D[5] (transparent\_mode). If this register is set, the transparent test pattern will be used. **figure 4-5** is an example which shows a transparent color bar image.

figure 4-5 transparent effect



5648\_DS\_4\_5

#### 4.3.5 rolling bar effect

The rolling bar is set by register 0x503D[6] (rolling\_bar). If it is set, an inverted-color rolling bar will roll up and down. **figure 4-6** is an example which shows a rolling bar on a color bar image.

figure 4-6 rolling bar effect





table 4-3 test pattern registers

address	register name	default value	R/W	description
0x503D	ISP CTRL3D	0x00	RW	Bit[7]: test_pattern_en 0: Disable 1: Enable Bit[6]: rolling_bar 0: Disable rolling bar 1: Enable rolling bar Bit[5]: transparent_mode 0: Disable 1: Enable Bit[4]: squ_bw_mode 0: Output square is color square 1: Output square is black-white square Bit[3:2]: bar_style When set to different value, the different type color bar will be output Bit[1:0]: test_pattern_type 00: Color bar 01: Random data 10: Square 11: Input data
0x503E	ISP CTRL3E	0x00	RW	Bit[6]: win_cut_en Bit[5]: isp_test 0: Two lowest bits are 1 1: Two lowest bits are 0 Bit[4]: rnd_same 0: Frame changing random data pattern 1: Frame-fixed random data pattern Bit[3:0]: rnd_seed Initial seed for random data pattern



## 4.4 AEC and AGC algorithms

The auto exposure control (AEC) and auto gain control (AGC) allows the image sensor to adjust the image brightness to a desired range by setting the proper exposure time and gain applied to the image. Besides automatic control, exposure time and gain can be set manually from external control. The related registers are listed in table 4-4

table 4-4 AEC/AGC control function registers

address	register name	default value	R/W	description
0x3500	EXPOSURE	0x00	RW	Bit[3:0]: Exposure[19:16] Exposure in units of 1/16 line
0x3501	EXPOSURE	0x02	RW	Bit[7:0]: Exposure[15:8] Exposure in units of 1/16 line
0x3502	EXPOSURE	0x00	RW	Bit[7:0]: Exposure[7:0] Exposure in units of 1/16 line; lower four bits are a fraction of a line; they should be 0 since OV5648 does not support fraction line exposure
0x3503	MANUAL CTRL	0x00	RW	Bit[5:4]: Gain latch timing delay x0: Gain has no latch delay 01: Gain delay of 1 frame 11: Gain delay of 2 frames Bit[1]: AGC manual 0: Auto enable 1: Manual enable Bit[0]: AEC manual 0: Auto enable 1: Manual enable 1: Manual enable
0x350A	AGC	0x00	RW	Bit[1:0]: Gain[9:8] AGC real gain output high byte Gain = {0x350A[1:0], 0x350B[7:0]}/16
0x350B	AGC	0x10	RW	Bit[7:0]: Gain[7:0]  AGC real gain output low byte



#### 4.4.1 average-based algorithm

The average-based AEC controls image luminance using registers WPT (0x3A0F), BPT (0x3A10), WPT2 (0x3A1B), and BPT2 (0x3A1E). In average-based mode, the value of register WPT (0x3A0F) indicates the high threshold value for image change from unstable to stable state, and the value of register BPT (0x3A10) indicates the low threshold value for image change from unstable to stable state. The value of register WPT2 (0x3A1B) indicates the high threshold value for image change from stable state to unstable state and the value of register BPT2 (0x3A1E) indicates the low threshold value for image change from stable state to unstable state. When the target image luminance average value AVG (0x5693) is within the range specified by registers WPT2 (0x3A1B) and BPT2 (0x3A1E), the AEC keeps the image exposure and gain. When register AVG (0x5693) is greater than the value in register WPT2 (0x3A1B), the AEC will decrease the image exposure and gain until it falls into the range of {0x3A10, 0x3A0F}. When register AVG (0x5693) is less than the value in register BPT2 (0x3A1E), the AEC will increase the image exposure and gain until it falls into the range of {0x3A10, 0x3A0F}. Accordingly, the value in register WPT (0x3A0F) should be greater than the value in register BPT (0x3A1E), and the value of register BPT2 (0x3A1E) should be no greater than the value of BPT (0x3A10).

The AEC function supports both manual and auto speed selections in order to bring the image exposure into the range set by the values in registers **WPT** (0x3A0F) and **BPT** (0x3A10). For manual speed mode, the step is fixed and supports both normal and fast modes. Setting the AEC to normal mode will allow for the slowest step increment or decrement in image exposure to maintain the specified range. Setting the AEC to fast mode will provide for an approximate ten-step increment or decrement in image exposure to maintain the specified range. For auto speed mode, the step will automatically be adjusted according to the difference between the target and present values. The auto ratio of steps can be set by register bits AEC CTRL05[4:0](0x3A05).

Register HIGH VPT (0x3A11) and register LOW VPT (0x3A1F) controls the fast AEC range in manual speed mode. If the target image AVG (0x5693) is greater than HIGH VPT (0x3A11), AEC will decrease by half. If register AVG (0x5693) is less than LOW VPT (0x3A1F), AEC will double, as shown in **figure 4-7**. These registers have no effect in auto speed mode.

figure 4-7 desired convergence






table 4-5 average based control function registers

address	register name	default value	R/W	description	
0x3A0F	WPT	0x78	RW		r le range high limit (from unstable e to stable state)
0x3A10	BPT	0x68	RW		e to stable state)
0x3A11	HIGH VPT	0xD0	RW		high zone high limit (when step ratio mode is disabled)
0x3A1B	WPT2	0x78	RW		2 ole range high limit n stable state to unstable state)
0x3A1E	BPT2	0x68	RW		le range low limit n stable state to unstable state)
0x3A1F	LOW VPT	0x40	RW		low zone low limit (when step ratio mode is disabled)

For the average-based AEC/AGC algorithm, the measured window is horizontally and vertically adjustable and divided by sixteen (4x4) zones (see figure 4-8). Each zone (or block) is 1/16th of the image and has a 4-bit weight in calculating the average luminance (YAVG). The final YAVG is the weighted average of the sixteen zones. The 4-bit weight could be n/16 where n is from 0 to 15.



#### 4.4.2 average luminance (YAVG)

Auto exposure time calculation is based on a frame brightness average value. By properly setting x\_start, x\_window, y\_start, and y\_window as shown in figure 4-8, a 4x4 grid average window is defined. It will automatically divide each zone into 4x4 zones. The average value is the weighted average of the 16 sections. table 4-6 lists the corresponding registers.

figure 4-8 average-based window definition




table 4-6 average luminance control function registers (sheet 1 of 2)

address	register name	default value	R/W	description	n
0x5680	XSTART	0x00	RW	Bit[3:0]:	x_start[11:8] Horizontal start position for average window high byte
0x5681	XSTART	0x00	RW	Bit[7:0]:	x_start[7:0] Horizontal start position for average window low byte
0x5682	YSTART	0x00	RW	Bit[3:0]:	y_start[11:8] Vertical start position for average window high byte
0x5683	YSTART	0x00	RW	Bit[7:0]:	y_start[7:0] Vertical start position for average window low byte



table 4-6 average luminance control function registers (sheet 2 of 2)

				1	
address	register name	default value	R/W	description	n
0x5684	X WINDOW	0x0A	RW	Bit[4:0]:	x_window[12:8] Window X in manual average window mode high byte
0x5685	X WINDOW	0x20	RW	Bit[7:0]:	x_window[7:0] Window X in manual average window mode low byte
0x5686	Y WINDOW	0x07	RW	Bit[3:0]:	y_window[11:8] Window Y in manual average window mode high byte
0x5687	Y WINDOW	0x98	RW	Bit[7:0]:	y_window[7:0] Window Y in manual average window mode low byte
0x5688	WEIGHT00	0x11	RW	Bit[7:4]: Bit[3:0]:	Window1 weight Window0 weight
0x5689	WEIGHT01	0x11	RW	Bit[7:4]: Bit[3:0]:	
0x568A	WEIGHT02	0x11	RW	Bit[7:4]: Bit[3:0]:	Window5 weight Window4 weight
0x568B	WEIGHT03	0x11	RW	Bit[7:4]: Bit[3:0]:	•
0x568C	WEIGHT04	0x11	RW	Bit[7:4]: Bit[3:0]:	•
0x568D	WEIGHT05	0x11	RW	Bit[7:4]: Bit[3:0]:	Window11 weight Window10 weight
0x568E	WEIGHT06	0x11	RW	Bit[7:4]: Bit[3:0]:	ŭ .
0x568F	WEIGHT07	0x11	RW	Bit[7:4]: Bit[3:0]:	Window15 weight Window14 weight
0x5690	AVG CTRL10	0x02	RW	Bit[1]: Bit[0]:	avg_opt avg_man 0: Auto average window 1: Manual average window
0x5693	AVG READOUT	-	R	Bit[7:0]:	Avg value



### 4.5 AEC/AGC steps

The AEC and AGC work together to obtain optimum exposure/gain based on the current environmental illumination. In order to achieve the best signal-to-noise ratio (SNR), extending the exposure time is always preferred rather than raising the gain when the current illumination is getting darker. Similarly, under brighter conditions, the action to decrease the gain is always taken prior to shortening the exposure time.

#### 4.5.1 auto exposure control (AEC)

The function of the AEC is to calculate the necessary integration time of the next frame and send the information to the timing control block. Based on the statistics of previous frames, the AEC is able to determine whether the integration time should increase, decrease, fast increase, fast decrease, or remain the same.

To avoid image flickering under a periodic light source, the integration time can be adjusted in steps of integer multiples of the period of the light source. This new AEC step system is called the banding filter, suggesting that the exposure time is not continuous but falls in some steps.

#### 4.5.2 night mode

The OV5648 supports long integration time larger than one frame in dark conditions. This is achieved by slowing down the original frame rate and waiting for exposure. Night mode ceiling can be set in register {0x3A14[15:8], 0x3A15[7:0]} and {0x3A02[15:8], 0x3A03[7:0]} for 50/60 Hz lighting, respectively. Night mode can be disabled by setting register bit 0x3A00[2] to 0. Also, when in night mode, the increase and decrease step can be based on either band or frames, depending on register 0x3A05[6]. The minimum increase/decrease step can be one band.

#### 4.5.3 banding mode ON with AEC

When banding mode is ON, the exposure time will fall in steps of integer multiples of the period of light intensity. This design is to reject image flickering when the light source is not steady but periodical.

For a given light flickering frequency, the band step can be expressed in units of row period.

Band Step = period of light intensity × frame rate × rows per frame.

The band steps for 50Hz and 60Hz light sources can be set in registers {0x3A08[1:0], 0x3A09[7:0]} and {0x3A0A[1:0], 0x3A0B[7:0]}, respectively. Banding mode can be enabled by setting register 0x3A00[5].

#### 4.5.4 banding mode OFF with AEC

When banding mode is OFF, integration time increases/decreases as normal. It is not necessarily changed in multiples of band steps.

#### 4.5.5 manual exposure control

To manually change exposure value, you must first set register 0x3503[0] to enable manual exposure control. The exposure value in registers  $0x3500 \sim 0x3502$  is in units of 1/16 line. The OV5648 only supports 0.n line exposure but does not support m.n line exposure, m is positive integer.



#### 4.5.6 auto gain control (AGC)

Unlike prolonging integration time, increasing gain will amplify both signal and noise. Thus, AGC usually starts after AEC is full. However, in cases where adjacent AEC step changes are too large (>1/16), AGC steps should be inserted in between. Otherwise, the integration time will keep switching between two adjacent steps and the image flickers.

#### 4.5.7 manual gain control

To manually change gain, first set register bit 0x3503[1]to enable manual control, then change the values in {0x350A[1:0], 0x350B[7:0]} for the manual gain.

Gain =  $\{0x350A[1:0], 0x350B[7:0]\} / 16$ 

#### 4.5.8 integration time between 1-16 rows

When integration time is less than 16 rows, the changes between adjacent AEC steps are larger than 1/16, which may possibly make the image oscillate between two AEC levels. Thus, some AGC steps are added in between.

#### 4.5.9 gain insertion between AEC banding steps

When banding mode is ON, the integration time changes in step of the period of light intensity. For the first 16 band steps, since the exposure time change between adjacent steps is larger than 1/16, AGC steps are inserted to ensure image stability.

#### 4.5.10 gain insertion between night mode steps

Between night mode steps (e.g., integration time = 1 frame and 2 frames), AGC steps are inserted to ensure no adjacent step change is larger than 1/16.

#### 4.5.11 when AEC reaches maximum

When AEC reaches its maximum while the image is still too dark, the gain starts to increase until the new frame average falls into the stable range or AGC reaches its maximum. The AGC ceiling can be set in {0x3A18[9:8], 0x3A19[7:0]}.

Gain Ceiling =  $\{0x3A18[1:0], 0x3A19[7:0]\} / 16$ 

table 4-7 AEC/AGC registers (sheet 1 of 2)

address	register name	default value	R/W	description
0x3A00	AEC CTRL00	0x78	RW	Bit[5]: Band function Bit[2]: Night mode
0x3A02	MAX EXPO 60	0x3D	RW	Bit[7:0]: Max expo[15:8] Night mode ceiling of 60Hz
0x3A03	MAX EXPO 60	0x80	RW	Bit[7:0]: Max expo[7:0] Night mode ceiling of 60Hz
0x3A05	AEC CTRL05	0x30	RW	Bit[6]: frame_insert 0: In night mode, insert frame disable 1: In night mode, insert frame enable



table 4-7 AEC/AGC registers (sheet 2 of 2)

		default	DAM	al a a a vintia	
address	register name	value	R/W	descriptio	n
0x3A08	B50 STEP	0x01	RW	Bit[1:0]:	b50_step[9:8] Band step size of 50Hz
0x3A09	B50 STEP	0x27	RW	Bit[7:0]:	b50_step[7:0] Band step size of 50Hz
0x3A0A	B60 STEP	0x00	RW	Bit[1:0]:	b60_step[9:8] Band step size of 60Hz
0x3A0B	B60 STEP	0xF6	RW	Bit[7:0]:	b60_step[7:0] Band step size of 60Hz
0x3A0D	B60 MAX	0x08	RW	Bit[5:0]:	b60_max Max band step number of 60Hz
0x3A0E	B50 MAX	0x06	RW	Bit[5:0]:	b50_max Max band step number of 50Hz
0x3A14	MAX EXPO 50	0x0E	RW	Bit[7:0]:	Max expo[15:8] Night mode ceiling of 50Hz
0x3A15	MAX EXPO 50	0x40	RW	Bit[7:0]:	Max expo[7:0] Night mode ceiling of 50Hz
0x3A17	NIGHT MODE GAIN BASE	0x01	RW	Bit[1:0]:	gnight_thre Night mode gain threshold 00: 1x 01: 2x 10: 4x 11: 8x
0x3A18	AEC GAIN CEILING	0x00	RW	Bit[1:0]:	gain_ceiling[9:8] Gain ceiling = {0x3A18[1:0], 0x3A19[7:0]} /16
0x3A19	AEC GAIN CEILING	0x7C	RW	Bit[7:0]:	gain_ceiling[7:0]



## 4.6 black level calibration (BLC)

The pixel array contains several optically shielded (black) lines. These lines are used as reference for black level calibration. There are three main functions of the BLC:

- · combining two ADC data paths into one data path
- adjusting all normal pixel values based on the values of the black levels
- · applying multiplication to all pixel values based on digital gain

The target of BLC level can be set by register 0x4009.

table 4-8 BLC control functions

address	register name	default value	R/W	description
0x4000	BLC CTRL00	0x89	RW	BLC Control  Bit[0]: BLC enable 0: Disable 1: Enable
0x4003	BLC CTRL03	0x08	RW	Bit[7]: blc_redo_en Writing 1 to this bit will trigger a BLC redo N frames begin Bit[6]: Freeze Bit[5:0]: manual_frame_num
0x4005	BLC CTRL05	0x18	RW	Bit[1]: blc_always_up_en 0: Normal freeze 1: BLC always update
0x4009	BLACK LEVEL TARGET	0x10	RW	Bit[7:0]: BLC black level target



### 4.7 strobe flash and frame exposure

#### 4.7.1 strobe flash control

The strobe signal is programmable. It supports both LED and Xenon modes. The polarity of the pulse can be changed. The strobe signal is enabled (turned high/low depending on the pulse's polarity) by requesting the signal via the SCCB interface. Flash modules are triggered by the rising edge by default or by the falling edge if the signal polarity is changed. It supports the following flashlight modes (see table 4-9).


table 4-9 flashlight modes

mode	output	AEC / AGC	AWB
xenon	one-pulse	no	no
LED 1	pulse	no	no
LED 2	pulse	no	yes
LED 3	continuous	yes	yes

### 4.8 xenon flash control

After a strobe request is submitted, the strobe pulse will be activated at the beginning of the third frame (see **figure 4-9**). The third frame will be correctly exposed. The pulse width can be changed in Xenon mode between 1H and 4H, depending on register 0x3B00[3:2], where H is one row period.

figure 4-9 xenon flash mode







#### 4.8.1 LED1 & 2 mode

Two frames after the strobe request is submitted, the third frame is correctly exposed. The strobe pulse will be activated only one time if the strobe end request is set correctly (see **figure 4-10**). If end request is not sent, the strobe signal is activated intermittently until the strobe end request is set (see **figure 4-11**). The number of skipped frames is programmable using registers {0x3A1C, 0x3A1D}.

figure 4-10 LED 1 & 2 mode - one pulse output








**figure 4-11** LED 1 & 2 mode - multiple pulse output

#### 4.8.2 LED 3 mode

In LED 3 mode, the strobe signal stays active until the strobe end request is sent (see figure 4-12).

figure 4-12 LED 3 mode






### 4.9 frame exposure (FREX) mode

#### 4.9.1 FREX control


The OV5648 supports two modes of FREX (see figure 4-13). In FREX mode, whole frame pixels start integration at the same time, rather than integrating row by row. After the user-defined exposure time (either by external control in mode 1 or registers {0x3B01, 0x3B04, 0x3B05} in mode 2), the shutter closes, preventing further integration and the image begins to read out. After the readout finishes, the shutter opens again and the sensor resumes normal mode, waiting for the next FREX request. In mode 1, the FREX pin is configured as an input while it is configured as an output in mode 2. In both mode 1 and mode 2, the strobe output is irrelevant with the rolling strobe function. The strobe function of rolling shutter mode and FREX/shutter mode do not work at the same time.

### figure 4-13 FREX modes



Mode 1 (see **figure 4-14**) frame exposure and shutter control requests come from the external system via the FREX pin. The sensor will send a strobe output signal to control the flash light.

**figure 4-14** FREX mode 1 timing diagram





**note** After frame exposure mode, the first output frame is invalid because of improper exposure during the readout time of the frame exposure image. From the second output frame, the images become normal.



#### Example setting:

```
6C 3002 EF; FREX mode selection: input
6C 3B06 14; STROBE width: fixed
6C 3B07 18; FREX mode 1 selection
6C 3B0A 24; STROBE output enable
6C 3011 00; enable FREX pin
```

Mode 2 (see figure 4-15 and figure 4-16) frame exposure request comes from the external system via the I2C register 0x3B08[0]. The sensor outputs two signals, shutter control signal through the FREX pin and strobe signal through the STROBE pin. When the sensor is in FREX mode 2, by default the FREX output signal maintains a high status until the signal is triggered. After trigger the FREX pin outputs a low control signal. The polarity of the FREX output signal can be changed by setting 0x3B07[2]to 1'b1.

Frame exposure time is defined by  $\{0x3B01[7:0], 0x3B04[7:0], 0x3B05[7:0]\}$  with one step equal to 128tp/bit. If OV5648 works at 96MHz, each step is equal to  $1.33\mu s$  and the minimum exposure time is  $1.33\mu s$  with 0x3811 = 0x00, 0x3B04 = 0x00 and 0x3B05 = 0x01; the maximum exposure time is 22.37s with 0x3811 = 0xFF, 0x3B04 = 0xFF and 0x3B05 = 0xFF.

A shutter delay time is defined by  $\{0x3B02[4:0], 0x3B03[7:0]\}$  to compensate for the mechanical shutter delay. One step is equal to 128tp/bit. The minimum shutter delay time is 0 with 0x3B02 = 0x00 and 0x3B03 = 0x00. With PCLK = 96MHz, each step is equal to  $1.33\mu$ s and the maximum shutter delay is 10.92ms with 0x3B02 = 0x1F and 0x3B03 = 0xFF.

In figure 4-15 and figure 4-16 control of the relationship between shutter delay and the exposure time is realized by the following timing control. For FREXOUT signal,  $T_4 - T_2 = T_{exp} + T_{pchq}$ ; For FTX signal,  $T_4 - T_1 = T_{delay}$ 

table 4-10 FREX mode 2 timing point description

timing point	description
T <sub>0</sub>	end of SCCB request
T <sub>1</sub>	beginning of FREX output
T <sub>2</sub>	beginning of global reset
	end of global reset (beginning of exposure)
T <sub>4</sub>	external shutter close (end of exposure)


 $T_1$  may be in front of or behind  $T_2$  based on whether the  $T_{delay}$  is longer than  $T_{pchg} + T_{exp}$  ( $T_1 > T_2$  see **figure 4-15**) or  $T_{delay}$  is shorter than  $T_{pchg} + T_{exp}$  ( $T_1 < T_2$  see **figure 4-16**).



rolling mode frame exposure mode rolling mode SCCB FREX Tdelay external close shutter open STROBE VSYNC readout time T0 T1 T2 T3 Τ4 **note:** Tdelay: shutter delay time Texp: exposure time Trst: global reset time 5648\_DS\_4\_15

figure 4-15 FREX mode 2 timing diagram (when shutter delay is longer than exposure time)








#### Example setting (see figure 4-15):

```
6C 3B06 14;
6C 3B07 1D;
                  FREX mode 2 selection and FREX polarity selection
6C 3002 FF;
                  FREX mode selection: output
6C 3B01 00;
6C 3B04 04;
6C 3B05 00;
                  with PCLK = 96MHz, exposure time = 1.37ms
6C 3B02 08;
6C 3B03 00;
                  with PCLK = 96MHz, shutter delay = 2.72ms
6C 3B08 01;
                  SCCB FREX trigger
```

#### 4.9.2 STROBE control in FREX mode

In FREX mode, two modes of STROBE control are provided in OV5648 (see figure 4-17). The first mode provides controllable STROBE output high signal (0x3B06[4] to 1'b0) from 1 to 16 tp (0x3B06[3:0]). The second mode provides STROBE output high signal (0x3B06[4] to 1'b1) during whole exposure period.

STROBE control in FREX mode figure 4-17





### 4.10 FREX strobe flash control

See table 4-11 for FREX strobe control functions.

table 4-11 FREX strobe control functions

address	register name	default value	R/W	description
0x3B00	STROBE CTRL	0x00	RW	Strobe Control  Bit[7]: Strobe request ON/OFF 0: OFF 1: ON  Bit[6]: Strobe pulse reverse  Bit[3:2]: width_in_xenon 00: 1 row period 01: 2 row period 10: 3 row period 10: 3 row period 11: 4 row period Bit[1:0]: Strobe mode 00: Xenon 01: LED 1 10: LED 2 11: LED 3
0x3B01	STROBE_FREX_EXP_H2	0x00	RW	Bit[7:0]: frex_exp[23:16]
0x3B02	STROBE_SHUTTER_DLY	80x0	RW	Bit[4:0]: shutter_dly[12:8]
0x3B03	STROBE_SHUTTER_DLY	0x00	RW	Bit[7:0]: shutter_dly[7:0]
0x3B04	STROBE_FREX_EXP_H	0x04	RW	Bit[7:0]: frex_exp[15:8]
0x3B05	STROBE_FREX_EXP_L	0x00	RW	Bit[7:0]: frex_exp[7:0]
0x3B06	FREX CTRL	0x04	RW	FREX Control  Bit[7:6]: frex_pchg_width  Bit[5:4]: frex_strobe_option  Bit[3:0]: frex_strobe_width[3:0]
0x3B07	STROBE_ FREX_MODE_SEL	0x08	RW	Bit[3]: fx1_fm_en Bit[2]: frex_inv Bit[1:0]: FREX mode select 00: frex_strobe mode1 01: frex_strobe mode2 1x: Rolling strobe
0x3B08	STROBE_FREX_EXP_REQ	0x00	RW	Bit[0]: frex_exp_req
0x3B09	FREX_SHUTTER_DELAY	0x00	RW	Bit[2:0]: frex end option
0x3B0A	STROBE_FREX_RST_ LENGTH	0x04	RW	Bit[2:0]: frex_rst_length[2:0]
0x3B0B	STROBE_WIDTH	0x00	RW	Bit[7:0]: frex_strobe_width[19:12]
0x3B0C	STROBE_WIDTH	0x3D	RW	Bit[7:0]: frex_strobe_width[11:4]



## 4.11 one-time programmable (OTP) memory

The OV5648 supports 256 bits of one-time programmable (OTP) memory to store chip identification and manufacturing information. It can be controlled through the SCCB (see **table 4-12**).

table 4-12 OTP control function registers (sheet 1 of 2)

address	register name	default value	R/W	description
0x3D00 <sup>a</sup>	OTP_DATA_0	0x00	RW	OTP Buffer 0
0x3D01 <sup>a</sup>	OTP_DATA_1	0x00	RW	OTP Buffer 1
0x3D02 <sup>a</sup>	OTP_DATA_2	0x00	RW	OTP Buffer 2
0x3D03 <sup>a</sup>	OTP_DATA_3	0x00	RW	OTP Buffer 3
0x3D04 <sup>a</sup>	OTP_DATA_4	0x00	RW	OTP Buffer 4
0x3D05	OTP_DATA_5	0x00	RW	OTP Buffer 5
0x3D06	OTP_DATA_6	0x00	RW	OTP Buffer 6
0x3D07	OTP_DATA_7	0x00	RW	OTP Buffer 7
0x3D08	OTP_DATA_8	0x00	RW	OTP Buffer 8
0x3D09	OTP_DATA_9	0x00	RW	OTP Buffer 9
0x3D0A	OTP_DATA_A	0x00	RW	OTP Buffer A
0x3D0B	OTP_DATA_B	0x00	RW	OTP Buffer B
0x3D0C	OTP_DATA_C	0x00	RW	OTP Buffer C
0x3D0D	OTP_DATA_D	0x00	RW	OTP Buffer D
0x3D0E	OTP_DATA_E	0x00	RW	OTP Buffer E
0x3D0F	OTP_DATA_F	0x00	RW	OTP Buffer F
0x3D80 <sup>b</sup>	OTP_PROGRAM_ CTRL	0x00	RW	Bit[7]: OTP_pgenb_0 0: It is programming time Bit[6:1]: Reserved Bit[0]: OTP_pgm Program start signal Changing from 0 to 1 initiates OTP programming



table 4-12 OTP control function registers (sheet 2 of 2)

address	register name	default value	R/W	description
0x3D81	OTP_LOAD_CTRL	0x00	RW	Bit[7]: OTP_pgenb 0: It is programming time Bit[6:1]: Reserved Bit[0]: OTP_rd Read start signal Changing from 0 to 1 initiates OTP read

- a. 0x3D00~0x3D04 is reserved for OmniVision internal use.
- b. AVDD must be 2.5V ± 5% when writing/programming OTP; otherwise, there will be reliability issues. There is no such limitation when reading OTP under normal operating conditions.

The following sections provide instructions on how to program the OTP (can only be done once) and how to read back the OTP (can be done multiple times). Before read/write, make sure all sensor powers are properly provided and the sensor is up and running. The OTP module is at default enabled state, 0x301C[0] is 0 and 0x301C[4] is 1.

#### 4.11.1 OTP program

An example of programming OTP addresses 0x3D0C~0x3D0F is shown below. Make sure non-programmable addresses 0x3D00~0x3D0B are at default value of 0 to avoid accidental programming to other OTP addresses.

```
;; OTP Program
;; OTP Program Bank #0
6c 3d84 40;
6c 3d85 00;
6c 3d86 Of; bankO address from 00 ~Of
6c 3d00 22; otp write data1
6c 3d01 01; otp write data2
6c 3d02 02; otp write data3
6c 3d03 03; otp write data4
6c 3d04 04; otp write data5
6c 3d05 05; otp write data6
6c 3d06 06; otp write data7
6c 3d07 07; otp write data8
6c 3d80 01;
;# Delay 10ms
;; OTP Program Bank #1
6c 3d84 40;
6c 3d85 10;
```



```
6c 3d86 1f; bank1 address from 10 ~1f
6c 3d08 88; otp write data1
6c 3d09 99; otp write data2
6c 3d0a aa; otp write data3
6c 3d0b bb; otp write data4
6c 3d0c cc; otp write data5
6c 3d0d dd; otp write data6
6c 3d0e ee; otp write data7
6c 3d0F 55; otp write data8
6c 3d80 01;
;# Delay 10ms
```

Note that the procedure shown above can only be performed once for each sensor.

#### 4.11.2 OTP read

After programming and at any time after the sensor is powered on, use the procedure shown below to read back the OTP values. Before each read, the user can clear 0x3D00~0x3D0F registers first if just finished write.

```
; OTP Bank #0 read out
6c 3d84 c0;
6c 3d85 00;
6c 3d86 Of;
6c 3d81 01;
; delay 1ms
6c 3d00 ; read back bank #0
6c 3d01 ;
6c 3d02 ;
6c 3d03 ;check 3d00 ~3d0f for bank0 readout data
; OTP Bank #1 read out
6c 3d84 c0;
6c 3d85 10;
6c 3d86 1f;
6c 3d81 01;
; delay 1ms
6c 3d0c; read back bank #1
6c 3d0d ;
6c 3d0e ;
6c 3d0f ; check 3d00 ~3d0f for bank0 readout data
```





# image sensor processor digital functions

# 5.1 ISP general controls

ISP general control registers (sheet 1 of 2) table 5-1

address	register name	default value	R/W	description
0x5000	ISP CTRL00	0xFF	RW	ISP Control 00 (0: disable; 1: enable) Bit[2]: Black pixel correction Bit[1]: White pixel correction
0x5001	ISP CTRL01	0x01	RW	ISP Control 01 Bit[0]: AWB 0: Disable 1: Enable
0x5002	ISP CTRL02	0x41	RW	ISP Control 02 (0: disable; 1: enable) Bit[6]: win_en Bit[1]: otp_en Bit[0]: AWB gain
0x5003	ISP CTRL03	0x0A	RW	ISP Control 03 (0: disable; 1: enable) Bit[3]: buf_en Bit[2]: bin_man_set Bit[1]: bin_auto_en
0x5005	ISP CTRL05	0x14	RW	ISP Control 05 (0: disable; 1: enable) Bit[5]: awb_bias_on
0x501F	ISP CTRL1F	0x03	RW	Bit[5]: enable_opt 0: Not latched by VSYNC 1: Enable latched by VSYNC Bit[4]: cal_sel 0: DPC cal_start using SOF 1: DPC cal_start using VSYNC Bit[2:0]: fmt_sel 011: ISP output data Others: ISP input data bypass
0x5025	ISP CTRL25	0x00	RW	Bit[1:0]: avg_sel  00: Inputs of AVG module are from ISP input  01: Inputs of AVG module are from AWB gain output  10: Inputs of AVG module are from DPC output  11: Inputs of AVG module are from binning output



table 5-1 ISP general control registers (sheet 2 of 2)

	O .	,		,
address	register name	default value	R/W	description
0x503D	ISP CTRL3D	0x00	RW	Bit[7]: test_pattern_en 0: Disable 1: Enable  Bit[6]: rolling_bar 0: Disable rolling bar 1: Enable rolling bar  Bit[5]: transparent_mode 0: Disable 1: Enable  Bit[4]: squ_bw_mode 0: Output square is color square 1: Output square is black-white square  Bit[3:2]: bar_style When set to a different value, a different type of color bar is output  Bit[1:0]: test_pattern_type 00: Color bar 01: Random data 10: Square 11: Input data
0x503E	ISP CTRL3E	0x00	RW	Bit[6]: win_cut_en Bit[5]: isp_test 0: Two lowest bits are 1 1: Two lowest bits are 0 Bit[4]: rnd_same 0: Frame-changing random data pattern 1: Frame-fixed random data pattern Bit[3:0]: rnd_seed Initial seed for random data pattern
0x504B	ISP CTRL4B	0x30	RW	ISP Control (0: disable; 1: enable) Bit[5]: post_binning h_enable Bit[4]: post_binning v_enable Bit[3]: flip_man_en Bit[2]: flip_man Bit[1]: mirror_man_en Bit[0]: Mirror



### 5.2 defect pixel cancellation (DPC)

Primarily due to process anomalies, pixel defects in the sensor array will occur, generating incorrect pixel levels and color values. The purpose of defect pixel cancellation (DPC) function is to remove the effects caused by defective pixels. To correctly remove defective pixels, the proper threshold should first be determined. Additionally, there are special functions available for those pixels located at the image boundary.

table 5-2 defect pixel cancellation registers

address	register name	default value	R/W	description
0x5000	ISP CTRL00	0xFF	RW	Bit[2]: bc_en 0: Disable 1: Enable Bit[1]: wc_en 0: Disable 1: Enable

## 5.3 auto white balance (AWB)

The purpose of the auto white balance (AWB) block is to avoid unrealistic colors so that objects that appear white to the human eye are rendered white in the final image or video. This image sensor supports both manual white balance and simple auto white balance. Simple AWB calculates the gain based on gray world assumptions.

table 5-3 AWB control registers (sheet 1 of 3)

address	register name	default value	R/W	description
0x5001	ISP CTRL01	0x01	RW	Bit[0]: awb_en 0: Disable 1: Enable
0x5002	ISP CTRL02	0x41	RW	Bit[0]: AWB_gain_en 0: Disable 1: Enable



table 5-3 AWB control registers (sheet 2 of 3)

address	register name	default value	R/W	descriptio	n
0x5180	AWB CTRL	0x00	RW	Bit[6]:  Bit[5]:  Bit[4]:  Bit[3]:	fast_awb  0: Disable fast AWB calculation function  1: Enable fast AWB calculation function  freeze_gain_en  When it is enabled, the output AWB gains will be input AWB gains  freeze_sum_en  When it is set, the sums and averages value will be same as previous frame gain_man_en  0: Output calculated gains  1: Output manual gains set by registers  start_sel  0: Select the last HREF falling edge of before gain input as calculated start signal  1: Select the last HREF falling edge of after gain input as calculated start signal
0x5181	AWB DELTA	0x20	RW	Bit[7]: Bit[6]: Bit[5:0]:	delta_opt base_man_en awb_delta Delta value to increase or decrease the gains
0x5182	STABLE RANGE	0x04	RW	Bit[7:0]:	stable_range
0x5183	STABLE RANGEW	0x08	RW	Bit[7:0]:	stable_rangew Wide stable range
0x5186	MANUAL RED GAIN MSB	0x04	RW	Bit[3:0]:	red_gain_man[11:8]
0x5187	MANUAL RED GAIN LSB	0x00	RW	Bit[7:0]:	red_gain_man[7:0]
0x5188	MANUAL GREEN GAIN MSB	0x04	RW	Bit[3:0]:	grn_gain_man[11:8]
0x5189	MANUAL GREEN GAIN LSB	0x00	RW	Bit[7:0]:	grn_gain_man[7:0]
0x518A	MANUAL BLUE GAIN MSB	0x04	RW	Bit[3:0]:	blu_gain_man[11:8]
0x518B	MANUAL BLUE GAIN LSB	0x00	RW	Bit[7:0]:	blu_gain_man[7:0]



table 5-3 AWB control registers (sheet 3 of 3)

address	register name	default value	R/W	description
0x518C	RED GAIN LIMIT	0xF0	RW	Bit[7:4]: red_gain_up_limit Bit[3:0]: red_gain_dn_limit They are only the highest 4 bits of limitation. Max red gain is {red_gan_up_limit,FF} Min red gain is {red_gain_dn_limit,00}
0x518D	GREEN GAIN LIMIT	0xF0	RW	Bit[7:4]: green_gain_up_limit Bit[3:0]: green_gain_dn_limit They are only the highest 4 bits of limitation. Max green gain is {green_gan_up_limit,FF} Min green gain is {green_gain_dn_limit,00}
0x518E	BLUE GAIN LIMIT	0xF0	RW	Bit[7:4]: blue_gain_up_limit Bit[3:0]: blue_gain_dn_limit They are only the highest 4 bits of limitation. Max blue gain is {blue_gan_up_limit,FF} Min blue gain is {blue_gain_dn_limit,00}

## 5.4 post binning filter

Subsampling in the raw domain will cause zigzag issues around slanted edges and color shifts because it is a non-uniform method in physical coordinates. The post binning filter will map these pixels to their physically correct locations.

table 5-4 post binning control registers

address	register name	default value	R/W	description
0x5003	ISP CTRL3	0x0A	RW	Bit[2]: bin_en
0x504B	ISP CTRL75	0x30	RW	Bit[5]: h_en Bit[4]: v_en




### 5.5 picture-in-picture (PIP)

The picture-in-picture (PIP) module is used to overlay a secondary camera image on live video (see **figure 5-1**). Contact your local OmniVision FAE for the second camera OV5648 support.

In OV5648 PIP mode, a smaller image is input from an external sensor (sensor 1) through the SPI (serial-to-parallel interface) port, see **figure 5-2**. After OV5648 (sensor 2) receives the image from sensor 1, the PIP image combination logic will combine those two images, as well as the boundary, and output the PIP image. The width and color of the boundary can be changed using registers 0x5B00~0x5B08. The position of the smaller image can be adjusted arbitrarily inside the larger image by the frame-sync function of sensor 1. As the delay of the frame-sync control signal increases (0x4314~0x4316), the image of sensor 1 moves to right/bottom. PIP related registers are listed in **table 5-5**. The SPI receiver control registers are listed in **table 5-6**.

figure 5-1 picture-in-picture image



**figure 5-2** picture-in-picture function block diagram






table 5-5 PIP control registers

address	register name	default value	R/W	description	
0x3017	PAD OUTPUT ENABLE 01	0x00	RW	Bit[6]: VSYNC output enable	
0x4314	VSYNC DELAY1	0x00	RW	Bit[7:0]: VSYNC trigger to VSYNC delay[23:16]	
0x4315	VSYNC DELAY2	0x00	RW	Bit[7:0]: VSYNC trigger to VSYNC delay[15:8]	
0x4316	VSYNC DELAY3	0x00	RW	Bit[7:0]: VSYNC trigger to VSYNC delay[7:0]	
0x5002	ISP CONTROL02	0x80	RW	Bit[0]: pip_enable	
0x5B00	PIP HORIZONTAL SIZE	0x01	RW	Bit[3:0]: PIP horizontal size[11:8]	
0x5B01	PIP HORIZONTAL SIZE	0x40	RW	Bit[7:0]: PIP horizontal size[7:0]	
0x5B02	PIP VERTICAL SIZE	0x00	RW	Bit[2:0]: PIP vertical size[10:8]	
0x5B03	PIP VERTICAL SIZE	0xF0	RW	Bit[7:0]: PIP vertical size[7:0]	
0x5B04	PIP BORDER Y	0x00	RW	PIP Border Y	
0x5B05	PIP BORDER U	0x80	RW	PIP Border U	
0x5B06	PIP BORDER V	0x80	RW	PIP Border V	
0x5B07	PIP BORDER HORIZONTAL WIDTH	0x04	RW	PIP Border Horizontal Width (when 0x5B07=8'hFF, the border is disabled)	
0x5B08	PIP BORDER VERTICAL WIDTH	0x04	RW	PIP Border Vertical Width	

 $\textbf{table 5-6} \hspace{0.5in} \mathsf{SPI} \hspace{0.1em} \mathsf{control} \hspace{0.1em} \mathsf{registers} \hspace{0.1em} (\mathsf{sheet} \hspace{0.1em} 1 \hspace{0.1em} \mathsf{of} \hspace{0.1em} 2)$ 

address	register name	default value	R/W	description
0x3003	SYSTEM RESET03	0x00	RW	Bit[0]: Reset SPI_RX
0x3007	CLOCK ENABLE03	0xFF	RW	Bit[2]: Enable SPI_RX SCLK clock



table 5-6 SPI control registers (sheet 2 of 2)

address	register name	default value	R/W	description	n
0x4B00	SPI RX CTRL00	0x06	RW	Bit[7]: Bit[6]:  Bit[5]: Bit[4]: Bit[3]: Bit[2]:  Bit[1]:	b_pix_flag_opt spi_rx_sel 0: SPI 2.0 1: SPI 3.0 spi_1_line_opt line_st_man_en line_st_update_dis byte_order 0: LSB first 1: MSB first bit_order 0: LSB first 1: MSB first Data high/low byte swap
0x4B01	SPI RX CTRL01	0x0A	RW	Bit[7]: Bit[6]: Bit[5]: Bit[4]: Bit[3:0]:	CSK reverse r_rx_opt Raw8 enable SRAM_test1 SRAM_RM
0x4B02	SPI RX CTRL02	0x01	RW	Bit[5:0]:	line_st_man_h
0x4B03	SPI RX CTRL03	0x40	RW	Bit[7:0]:	line_st_man_l
0x4B04	SPI RX CTRL04	0x10	RW	Bit[7]: Bit[5]: Bit[4]: Bit[3]: Bit[2:1]:	start_size_man update_per_line_en update_per_frame_en crc_req_b crc_flag_opt
0x4B05	SPI RX CTRL05	_	R	Bit[7:0]:	data_id[7:0]
0x4B06	SPI RX CTRL06	-	R	Bit[7:0]:	image_width[15:8]
0x4B07	SPI RX CTRL07	-	R	Bit[7:0]:	image_width[7:0]
0x4B08	SPI RX CTRL08	_	R	Bit[7:0]:	image_height[15:8]
0x4B09	SPI RX CTRL09	-	R	Bit[7:0]:	image_height[7:0]



# image sensor output interface digital functions

## $6.1\,$ system control

System control registers include clock, reset control, and PLL configure.

system control registers (sheet 1 of 4) table 6-1

address	register name	default value	R/W	description
0x3000	SC_CMMN_PAD_ OEN0	0x00	RW	I/O Direction (0: input; 1: output) Bit[3:0]: D[11:8]
0x3001	SC_CMMN_PAD_ OEN1	0x00	RW	I/O Direction (0: input; 1: output) Bit[7:0]: D[7:0]
0x3002	SC_CMMN_PAD_ OEN2	0x00	RW	I/O Direction (0: input; 1: output)  Bit[7]: VSYNC  Bit[5]: PCLK  Bit[4]: FREX  Bit[3]: STROBE  Bit[2]: CSD  Bit[1]: CSK  Bit[0]: GPIO
0x3008	SC_CMMN_PAD_ OUT0	0x00	RW	I/O Output Value Bit[3:0]: D[11:8]
0x3009	SC_CMMN_PAD_ OUT1	0x00	RW	I/O Output Value Bit[7:0]: D[7:0]
0x300A	SC_CMMN_CHIP_ID	0x56	R	Chip ID High Byte
0x300B	SC_CMMN_CHIP_ID	0x48	R	Chip ID Low Byte
0x300C	SC_CMMN_SCCB_ID	0x6C	RW	SCCB ID
0x300D	SC_CMMN_PAD_ OUT2	0x00	RW	I/O Output Value
0x300E	SC_CMMN_PAD_SEL0	0x00	RW	I/O Pad Select Bit[3:0]: D[11:8]
0x300F	SC_CMMN_PAD_SEL1	0x00	RW	I/O Pad Select Bit[7:0]: D[7:0]



table 6-1 system control registers (sheet 2 of 4)

	,	•		
address	register name	default value	R/W	description
0x3010	SC_CMMN_PAD_SEL2	0x00	RW	I/O Pad Select Bit[7]: VSYNC Bit[5]: PCLK Bit[4]: FREX Bit[3]: STROBE Bit[2]: CSD Bit[1]: CSK Bit[0]: GPIO
0x3011	SC_CMMN_PAD_PK	0x02	RW	Bit[7]: pd_dato_en Bit[6:5]: IO drive strength 00: 1x 01: 1x 10: 2x 11: 2x Bit[1]: FREX pin enable
0x3013	SC_CMMN_A_PWC_ PK_O	0x00	RW	Bit[3]: bp_regulator 0: Enable internal regulator 1: Disable internal regulator
0x3014	SC_CMMN_A_PWC_ PK_O	0x0B	RW	Bit[6:4]: apd[2:0] Bit[3:0]: dio
0x3016	SC_CMMN_MIPI_PHY	0xA0	RW	Bit[7:6]: lph Bit[3]: mipi_pad_enable Bit[2]: pgm_bp_hs_en_lat Bypass the latch of hs_enable Bit[1:0]: ictl[1:0] Bias current adjustment
0x3017	SC_CMMN_MIPI_PHY	0x00	RW	Bit[7:6]: pgm_vcm[1:0] High speed common mode voltage Bit[5:4]: ck_skew Bit[3:2]: d1_skew Bit[1:0]: d0_skew



system control registers (sheet 3 of 4) table 6-1

address	register name	default value	R/W	description	
0x3018	SC_CMMN_MIPI_SC_ CTRL	0x4C	RW	Bit[7:5]: mi 00 01 otr Bit[4]: r_f 1: Bit[3]: r_f 1: Bit[2]: mi 0: 1: Bit[1]: mi MI	ohy_pd_lprx Power down PHY LP RX module pi_en DVP enable MIPI enable pi_susp_reg PI system suspend register Suspend ne_dis_op
0x3019	SC_CMMN_MIPI_SC_ CTRL	0x10	RW		PI ULPS resume mark1 detect ngth
0x3021	SC_CMMN_MISC_ CTRL	0x23	RW	0:  1:  Bit[4]: mi 0: 1:  Bit[3]: mi 0: 1:  Bit[2]: gp Bit[1]: fre	Enable MIPI remote reset and suspend control SC pi_rst_sel MIPI remote reset all registers
0x3022	SC_CMMN_MIPI_SC_ CTRL	0x00	RW	Bit[2]: pu Bit[1]: pu	x_ck_opt Il_down_clk_lane Il_down_data_lane2 Il_down_data_lane1
0x302A	SC_CMMN_SUB_ID	0xB1	R	Bit[7:4]: Pro Bit[3:0]: Ve	ocess rsion



table 6-1 system control registers (sheet 4 of 4)

		default			
address	register name	value	R/W	descriptio	n
0x3034	SC_CMMN_PLL_ CTRL0	0x1A	RW	Bit[6:4]: Bit[3:0]:	pll_charge_pump mipi_bit_mode 0000: 8-bit mode 0001: 10-bit mode
0x3035	SC_CMMN_PLL_ CTRL1	0x21	RW	Bit[7:4]: Bit[3:0]:	, _ = _
0x3036	SC_CMMN_PLL_ MULTIPLIER	0x69	RW	Bit[7:0]:	PLL_multiplier (4~252) This can be any integer during 4~127 and only even integer during 128~252
0x3037	SC_CMMN_PLL_ CTR13	0x03	RW	Bit[4]: Bit[3:0]:	pll_root_div 0: Bypass 1: /2 pll_prediv 1, 2, 3, 4, 6, 8
0x3038	SC_CMMN_PLL_ DEBUG_OPT	0x00	RW	Bit[7]: Bit[1:0]:	pll_mult_debug_en pll_mult1_debug
0x3039	SC_CMMN_PLL_ CTRL_R	0x00	RW	Bit[7]:	pll_bypass
0x303A	SC_CMMN_PLLS_ CTRL0	0x00	RW	Bit[7]:	plls_bypass
0x303B	SC_CMMN_PLLS_ CTRL1	0x19	RW	Bit[4:0]:	plls_multiplier
0x303C	SC_CMMN_PLLS_ CTRL2	0x11	RW	Bit[6:4]: Bit[3:0]:	
0x303D	SC_CMMN_PLLS_ CTRL3	0x30	RW	Bit[5:4]: Bit[2]: Bit[1:0]:	plls_pre_div 00: /1 01: /1.5 10: /2 11: /3 plls_div_r 0: /1 1: /2 plls_seld5 00: /1 01: /1 10: /2 11: /2.5



### 6.2 SCCB

table 6-2 system control registers

address	register name	default value	R/W	description
0x300C	SC_CMMN_SCCB_ID	0x6C	RW	SCCB ID

## 6.3 group register write

The OV5648 supports group register write with up to four groups. Each group could have up to 16 registers.

#### Example settings:

```
6C 0x3208 0x00; Group 0 begin
6C 0x3503 0x03; register 1
6C 0x3501 0x7A; register 2
6C 0x3502 0xA0; register 3
6C 0x3208 0x10; Group 0 end
6C 0x3208 0xA0; write register group 0
```

group hold control registers (sheet 1 of 2) table 6-3

address	register name	default value	R/W	description
0x3200	GROUP ADR0	0x00	RW	Group0 Start Address in SRAM, actual address is {0x3200[3:0], 4'h0}
0x3201	GROUP ADR1	0x08	RW	Group1 Start Address in SRAM, actual address is {0x3201[3:0], 4'h0}
0x3202	GROUP ADR2	0x10	RW	Group2 Start Address in SRAM, actual address is {0x3202[3:0], 4'h0}
0x3203	GROUP ADR3	0x18	RW	Group3 Start Address in SRAM, actual address is {0x3203[3:0], 4'h0}
0x3204	GROUP LEN0	_	R	Length of Group0
0x3205	GROUP LEN1	_	R	Length of Group1
0x3206	GROUP LEN2	_	R	Length of Group2
0x3207	GROUP LEN3	_	R	Length of Group3



table 6-3 group hold control registers (sheet 2 of 2)

address	register name	default value	R/W	description
0x3208	GROUP ACCESS	-	W	Bit[7:4]: Group_ctrl 0000: Enter group write mode 0001: Exit group write mode 1010: Initiate group write Bit[3:0]: Group ID 0000: Group 0 0001: Group 1 0010: Group 2 0011: Group 3

## 6.4 timing control

table 6-4 timing control registers (sheet 1 of 2)

	0 0	•	· · · · · · · · · · · · · · · · · · ·	
address	register name	default value	R/W	description
0x3800	TIMING_X_ADDR_START	0x00	RW	Bit[3:0]: x_addr_start[11:8]
0x3801	TIMING_X_ADDR_START	0x0C	RW	Bit[7:0]: x_addr_start[7:0]
0x3802	TIMING_Y_ADDR_START	0x00	RW	Bit[3:0]: y_addr_start[11:8]
0x3803	TIMING_Y_ADDR_START	0x04	RW	Bit[7:0]: y_addr_start[7:0]
0x3804	TIMING_X_ADDR_END	0x0A	RW	Bit[3:0]: x_addr_end[11:8]
0x3805	TIMING_X_ADDR_END	0x33	RW	Bit[7:0]: x_addr_end[7:0]
0x3806	TIMING_Y_ADDR_END	0x07	RW	Bit[3:0]: y_addr_end[11:8]
0x3807	TIMING_Y_ADDR_END	0xA3	RW	Bit[7:0]: y_addr_end[7:0]
0x3808	TIMING_X_OUTPUT_SIZE	0x0A	RW	Bit[3:0]: Video output horizontal width[11:8]
0x3809	TIMING_X_OUTPUT_SIZE	0x20	RW	Bit[7:0]: Video output horizontal width[7:0]
0x380A	TIMING_Y_OUTPUT_SIZE	0x07	RW	Bit[3:0]: Video output vertical height[11:8]
0x380B	TIMING_Y_OUTPUT_SIZE	0x98	RW	Bit[7:0]: Video output vertical height[7:0]
0x380C	TIMING_HTS	0x0B	RW	Bit[4:0]: Total horizontal size[12:8]
0x380D	TIMING_HTS	0x00	RW	Bit[7:0]: Total horizontal size[7:0]
0x380E	TIMING_VTS	0x07	RW	Bit[7:0]: Total vertical size[15:8]
0x380F	TIMING_VTS	0xC0	RW	Bit[7:0]: Total vertical size[7:0]
0x3810	TIMING_ISP_X_WIN	0x00	RW	Bit[3:0]: ISP horizontal offset[11:8]



timing control registers (sheet 2 of 2) table 6-4

address	register name	default value	R/W	descriptio	n
0x3811	TIMING_ISP_X_WIN	0x04	RW	Bit[7:0]:	ISP horizontal offset[7:0]
0x3812	TIMING_ISP_Y_WIN	0x00	RW	Bit[3:0]:	ISP vertical offset[11:8]
0x3813	TIMING_ISP_Y_WIN	0x02	RW	Bit[7:0]:	ISP vertical offset[7:0]
0x3814	TIMING_X_INC	0x11	RW	Bit[7:4]: Bit[3:0]:	h_odd_inc Horizontal subsample odd increase number h_even_inc Horizontal subsample even increase number
0x3815	TIMING_Y_INC	0x11	RW	Bit[7:4]: Bit[3:0]:	v_odd_inc Vertical subsample odd increase number v_even_inc Vertical subsample even increase number
0x3816	TIMING_HSYNCST	0x00	RW	Bit[3:0]:	HSYNC start point[11:8]
0x3817	TIMING_HSYNCST	0x00	RW	Bit[7:0]:	HSYNC start point[7:0]
0x3818	TIMING_HSYNCW	0x00	RW	Bit[3:0]:	HSYNC window[11:8]
0x3819	TIMING_HSYNCW	0x00	RW	Bit[7:0]:	HSYNC window[7:0]
0x3820	TIMING_TC_REG20	0x40	RW	Bit[2]: Bit[1]: Bit[0]:	ISP vertical flip Sensor vertical flip Vertical binning
0x3821	TIMING_TC_REG21	0x00	RW	Bit[2]: Bit[1]: Bit[0]:	ISP mirror Sensor mirror Horizontal binning



## 6.5 frame control (FC)

Frame control (FC) is used to mask some specified frame by setting the appropriate registers.

table 6-5 frame control registers

address	register name	default value	R/W	description
0x4200	FRAME CONTROL00	0x00	RW	Bit[2]: fcnt_eof_sel Bit[1]: fcnt_mask_dis Bit[0]: Frame counter reset
0x4201	FRAME CONTROL01	0x00	RW	Control Passed Frame Number Bit[3:0]: Frame ON number When both ON and OFF numbers are set to 0x00, frame control is in bypass mode
0x4202	FRAME CONTROL02	0x00	RW	Control Masked Frame Number Bit[3:0]: Frame OFF number When both ON and OFF numbers are set to 0x00, frame control is in bypass mode
0x4203	FRAME CONTROL03	0x00	RW	Bit[6]: rblue_mask_dis Bit[5]: data_mask_dis Bit[4]: valid_mask_dis Bit[3]: href_mask_dis Bit[2]: eof_mask_dis Bit[1]: sof_mask_dis Bit[0]: all_mask_dis



## 6.6 mobile industry processor interface (MIPI)

The OV5648 provides one clock lane and two data lanes for the communications link between sensor (transmitter) and receiver inside a mobile device. It follows MIPI specifications D-PHY 0.89 and above and CSI2-V1, and supports all mandatory MIPI features. Most of the optional features (e.g., LP transfer mode) are not supported unless otherwise specified in this specification. For any further questions, contact your local OmniVision FAE for more details.

table 6-6 MIPI transmitter registers (sheet 1 of 6)

address	register name	default value	R/W	description
0x4800	MIPI CTRL 00	0x04	RW	MIPI Control 00  Bit[7:6]: Debug mode  Bit[5]: Clock lane gate enable 0: Clock lane is free running 1: Gate clock lane when no packet to transmit  Bit[4]: Line sync enable 0: Do not send line short packet for each line 1: Send line short packet for each line Bit[3]: Lane select 0: Use lane1 as default data lane 1: Use lane2 as default data lane Bit[2]: Idle status 0: MIPI bus will be LP00 when no packet to transmit 1: MIPI bus will be LP11 when no packet to transmit Bit[1:0]: Debug mode



table 6-6 MIPI transmitter registers (sheet 2 of 6)

address	register name	default value	R/W	description
0x4801	MIPI CTRL 01	0x0F	RW	MIPI Control 01  Bit[7]: Long packet data type manual enable  0: Use mipi_dt  1: Use dt_man_o as long packet data
				Bit[1:0]: Debug mode



MIPI transmitter registers (sheet 3 of 6) table 6-6

address	register name	default value	R/W	description
				MIPI Control 02 Bit[7]: hs_prepare_sel 0: Auto calculate T_hs_prepare, unit pclk2x
				1: Use hs_prepare_min_o[7:0] Bit[6]: clk_prepare_sel 0: Auto calculate T_clk_prepare, unit pclk2x
				1: Use clk_prepare_min_o[7:0] Bit[5]: clk_post_sel 0: Auto calculate T_clk_post, unit pclk2x
0x4802	MIPI CTRL 02	0x00	RW	1: Use clk_post_min_o[7:0]  Bit[4]: clk_trail_sel  0: Auto calculate T_clk_trail, unit pclk2x  1: Use clk_trail_min_o[7:0]
				Bit[3]: hs_exit_sel 0: Auto calculate T_hs_exit, unit pclk2x 1: Use hs_exit_min_o[7:0]
				Bit[2]: hs_zero_sel 0: Auto calculate T_hs_zero, unit pclk2x
				Bit[1]: hs_trail_sel 0: Auto calculate T_hs_trail, unit pclk2x
				1: Use hs_trail.min_o[7:0]  Bit[0]: clk_zero_sel  0: Auto calculate T_clk_zero, unit pclk2x
				1: Use clk_zero_min_o[7:0]
				MIPI Control 05
				Bit[7]: MIPI lane1 disable  1: Disable MIPI data lane1, lane1 will be LP00
				Bit[6]: MIPI lane2 disable  1: Disable MIPI data lane2, lane2 will be LP00
0x4805	MIPI CTRL 05	0x10	RW	Bit[5]: lpx_p_sel 0: Auto calculate t_lpx_o in pclkex
				domain, unit pclk2x 1: Use lp_p_min[7:0]
				Bit[4]: lp_rx_intr_sel 0: Send lp_rx_intr_o at the first byte 1: Send lp_rx_intr_o at the end of receiving
				Bit[3:1]: Debug mode Bit[0]: Not used
0x4810	MIPI MAX FRAME COUNT	0xFF	RW	High Byte of Maximum Frame Count of Frame Sync Short Packet



table 6-6 MIPI transmitter registers (sheet 4 of 6)

address	register name	default value	R/W	description
0x4811	MIPI MAX FRAME COUNT	0xFF	RW	Low Byte of Maximum Frame Count of Frame Sync Short Packet
0x4814	MIPI CTRL14	0x2A	RW	MIPI Control 14 Bit[7:6]: Virtual channel of MIPI Bit[5:0]: Data type in manual mode
0x4815	MIPI_DT_SPKT	0x00	RW	Bit[6]: Debug mode Bit[5:0]: Manual data type for short packet
0x4818	HS_ZERO_MIN	0x00	RW	High Byte of Minimum Value for hs_zero Unit ns
0x4819	HS_ZERO_MIN	0x96	RW	Low Byte of Minimum Value for hs_zero, unit ns hs_zero_real = hs_zero_min_o + Tui*ui_hs_zero_min_o
0x481A	HS_TRAIL_MIN	0x00	RW	High Byte of Minimum Value for hs_trail, unit ns
0x481B	HS_TRAIL_MIN	0x3C	RW	Low Byte of Minimum Value for hs_trail, hs_trail_real = hs_trail_min_o + Tui*ui_hs_trail_min_o
0x481C	CLK_ZERO_MIN	0x01	RW	High Byte of Minimum Value for clk_zero, unit ns
0x481D	CLK_ZERO_MIN	0x86	RW	Low Byte of Minimum Value for clk_zero, clk_zero_real = clk_zero_min_o + Tui*ui_clk_zero_min_o
0x481E	CLK_PREPARE_MIN	0x00	RW	High Byte of Minimum Value for clk_prepare, unit ns Bit[1:0]: clk_prepare_min[9:8]
0x481F	CLK_PREPARE_MIN	0x3C	RW	Low Byte of Minimum Value for clk_prepare clk_prepare_real = clk_prepare_min_o + Tui*ui_clk_prepare_min_o
0x4820	CLK_POST_MIN	0x00	RW	High Byte of Minimum Value for clk_post, unit ns Bit[1:0]: clk_post_min[9:8]
0x4821	CLK_POST_MIN	0x56	RW	Low Byte of Minimum Value for clk_post clk_post_real = clk_post_min_o + Tui*ui_clk_post_min_o
0x4822	CLK_TRAIL_MIN	0x00	RW	High Byte of Minimum Value for clk_trail, unit ns Bit[1:0]: clk_trail_min[9:8]
0x4823	CLK_TRAIL_MIN	0x3C	RW	Low Byte of Minimum Value for clk_trail clk_trail_real = clk_trail_min_o + Tui*ui_clk_trail_min_o
0x4824	LPX_P_MIN	0x00	RW	High Byte of Minimum Value for lpx_p, unit ns Bit[1:0]: lpx_p_min[9:8]
0x4825	LPX_P_MIN	0x32	RW	Low Byte of Minimum Value for lpx_p lpx_p_real = lpx_p_min_o + Tui*ui_lpx_p_min_o



MIPI transmitter registers (sheet 5 of 6) table 6-6

address	register name	default value	R/W	description
0x4826	HS_PREPARE_MIN	0x00	RW	High Byte of Minimum Value for hs_prepare, unit ns Bit[1:0]: hs_prepare_min[9:8]
0x4827	HS_PREPARE_MIN	0x32	RW	Low Byte of Minimum Value for hs_prepare hs_prepare_real = hs_prepare_min_o + Tui*ui_hs_prepare_min_o
0x4828	HS_EXIT_MIN	0x00	RW	High Byte of Minimum Value for hs_exit, unit ns Bit[1:0]: hs_exit_min[9:8]
0x4829	HS_EXIT_MIN	0x64	RW	Low Byte of Minimum Value for hs_exit hs_exit_real = hs_exit_min_o + Tui*ui_hs_exit_min_o
0x482A	UI_HS_ZERO_MIN	0x06	RW	Minimum UI Value of hs_zero, unit UI
0x482B	UI_HS_TRAIL_MIN	0x04	RW	Minimum UI Value of hs_trail, unit UI
0x482C	UI_CLK_ZERO_MIN	0x00	RW	Minimum UI Value of clk_zero, unit UI
0x482D	UI_CLK_PREPARE_ MIN	0x00	RW	Minimum UI Value of clk_prepare, unit UI
0x482E	UI_CLK_POST_MIN	0x34	RW	Minimum UI Value of clk_post, unit UI
0x482F	UI_CLK_TRAIL_MIN	0x00	RW	Minimum UI Value of clk_trail, unit UI
0x4830	UI_LPX_P_MIN	0x00	RW	Minimum UI Value of Ipx_p, unit UI
0x4831	UI_HS_PREPARE_ MIN	0x04	RW	Minimum UI Value of hs_prepare, unit UI
0x4832	UI_HS_EXIT_MIN	0x00	RW	Minimum UI Value of hs_exit, unit UI
0x4833	MIPI_REG_MIN	0x00	RW	MIPI Register Address, Lower Bound (High Byte) Address range of MIPI RW registers is from mipi_reg_min to mipi_reg_max
0x4834	MIPI_REG_MIN	0x00	RW	MIPI Register Address, Lower Bound (Low Byte)
0x4835	MIPI_REG_MAX	0xFF	RW	MIPI Register Address, Upper Bound (High Byte)
0x4836	MIPI_REG_MAX	0xFF	RW	MIPI Register Address, Upper Bound (Low Byte)
0x4837	PCLK_PERIOD	0x18	RW	Period of pclk2x, pclk_div = 1, and 1-bit decimal
0x4838	WKUP_DLY	0x02	RW	Wakeup Delay for MIPI
0x483A	DEBUG MODE	-	-	Debug Mode



table 6-6 MIPI transmitter registers (sheet 6 of 6)

address	register name	default value	R/W	description
0x483B	MIPI_LP_GPIO	0x33	RW	Bit[7]:
0x483C	MIPI CTRL 33	0x4F	RW	Bit[7:4]: t_lpx
0x483D~ 0x483F	DEBUG MODE	-	-	Debug Mode
0x4843	SNR_PCLK_DIV	0x03	RW	Bit[0]: PCLK divider 0: PCLK/SCLK = 2 and pclk_div = 1 1: PCLK/SCLK = 1 and pclk_div = 1



# 7 register tables

The following tables provide descriptions of the device control registers contained in the OV5648. For all registers enable/disable bits, ENABLE = 1 and DISABLE = 0. The device slave addresses are 0x6C for write and 0x6D for read.

## 7.1 system control [0x3000 - 0x3209]

system control registers (sheet 1 of 5) table 7-1

address	register name	default value	R/W	description
0x3000	SC_CMMN_PAD_ OEN0	0x00	RW	I/O Direction (0: input; 1: output) Bit[7:4]: Not used Bit[3:0]: D[11:8]
0x3001	SC_CMMN_PAD_ OEN1	0x00	RW	I/O Direction (0: input; 1: output) Bit[7:0]: D[7:0]
0x3002	SC_CMMN_PAD_ OEN2	0x00	RW	I/O Direction (0: input; 1: output)   Bit[7]: VSYNC     Bit[6]: Not used     Bit[5]: PCLK     Bit[4]: FREX     Bit[3]: STROBE     Bit[2]: CSD     Bit[1]: CSK     Bit[0]: GPIO
0x3003~ 0x3005	DEBUG MODE	-	-	Debug Mode
0x3006	SC_CMMN_PLL_ CTR13	0x00	RW	Bit[7:0]: Debug control Changing these registers is not recommended
0x3007	DEBUG MODE	_	-	Debug Mode
0x3008	SC_CMMN_PAD_ OUT0	0x00	RW	I/O Output Value Bit[7:4]: Not used Bit[3:0]: D[11:8]
0x3009	SC_CMMN_PAD_ OUT1	0x00	RW	I/O Output Value Bit[7:0]: D[7:0]
0x300A	SC_CMMN_CHIP_ID	0x56	R	Chip ID High Byte
0x300B	SC_CMMN_CHIP_ID	0x48	R	Chip ID Low Byte
0x300C	SC_CMMN_SCCB_ID	0x6C	RW	SCCB ID



table 7-1 system control registers (sheet 2 of 5)

	3)316 63 63 (31 64 3)					
address	register name	default value	R/W	description		
0x300D	SC_CMMN_PAD_ OUT2	0x00	RW	I/O Output Value Bit[7]: VSYNC Bit[6]: Not used Bit[5]: PCLK Bit[4]: FREX Bit[3]: STROBE Bit[2]: CSD Bit[1]: CSK Bit[0]: GPIO		
0x300E	SC_CMMN_PAD_SEL0	0x00	RW	I/O Pad Select Bit[7:4]: Not used Bit[3:0]: D[11:8]		
0x300F	SC_CMMN_PAD_SEL1	0x00	RW	I/O Pad Select Bit[7:0]: D[7:0]		
0x3010	SC_CMMN_PAD_SEL2	0x00	RW	I/O Pad Select  Bit[7]: VSYNC  Bit[6]: Not used  Bit[5]: PCLK  Bit[4]: FREX  Bit[3]: STROBE  Bit[2]: CSD  Bit[1]: CSK  Bit[0]: GPIO		
0x3011	SC_CMMN_PAD_PK	0x02	RW	Bit[7]: pd_dato_en  Bit[6:5]: IO drive strength  00: 1x  01: 1x  10: 2x  11: 2x  Bit[4:2]: Not used  Bit[1]: FREX pin enable  0: Enable  1: Disable  Bit[0]: Not used		
0x3012	DEBUG MODE	-	-	Debug Mode		
0x3013	SC_CMMN_A_PWC_ PK_O	0x00	RW	Bit[7:4]: Debug control Changing these registers is not recommended Bit[3]: bp_regulator 0: Enable internal regulator 1: Disable internal regulator Bit[2:0]: Debug control Changing these registers is not recommended		



system control registers (sheet 3 of 5) table 7-1

address	register name	default value	R/W	description
0x3014	SC_CMMN_A_PWC_ PK_O	0x0B	RW	Bit[7]: Not used Bit[6:4]: apd[2:0] Bit[3:0]: dio
0x3016	SC_CMMN_MIPI_PHY	0xA0	RW	Bit[7:6]: lph Bit[5:4]: Not used Bit[3]: mipi_pad_enable Bit[2]: pgm_bp_hs_en_lat Bypass the latch of hs_enable Bit[1:0]: ictl[1:0] Bias current adjustment
0x3017	SC_CMMN_MIPI_PHY	0x00	RW	Bit[7:6]: pgm_vcm[1:0] High speed common mode voltage Bit[5:4]: ck_skew Bit[3:2]: d1_skew Bit[1:0]: d0_skew
0x3018	SC_CMMN_MIPI_SC_ CTRL	0x4C	RW	Bit[7:5]: mipi_lane_mode 001: One lane mode 010: Two lane mode Others: Not used  Bit[4]: r_phy_pd_mipi 0: Not used 1: Power down PHY HS TX  Bit[3]: r_phy_pd_lprx 0: Not used 1: Power down PHY LP RX module  Bit[2]: mipi_en 1: MIPI enable  Bit[1]: mipi_susp_reg MIPI system suspend register 0: Not used 1: Suspend  Bit[0]: lane_dis_op 0: Use mipi_release1/2 and lane_disable1/2 to disable two data lane 1: Use lane_disable1/2 to disable two data lane
0x3019	SC_CMMN_MIPI_SC_ CTRL	0x10	RW	Bit[7:0]: MIPI ULPS resume mark1 detection
0x301A~ 0x3020	DEBUG MODE	_	-	Debug Mode



table 7-1 system control registers (sheet 4 of 5)

	system controlled steels (sheet 10.5)				
address	register name	default value	R/W	descriptio	n
0x3021	SC_CMMN_MISC_ CTRL	0x23	RW	Bit[7:6]: Bit[5]:  Bit[4]:  Bit[3]:  Bit[1]: Bit[0]:	Not used  fst_stby_ctr  0: Software standby enter at v_blk  1: Software standby enter at l_blk  mipi_ctr_en  1: Enable MIPI remote reset and suspend control SC  0: Disable the function mipi_rst_sel  0: MIPI remote reset all registers  1: MIPI remote reset all digital modules  gpio_pclk_en  frex_ef_sel  cen_global_o
0x3022	SC_CMMN_MIPI_SC_ CTRL	0x00	RW	Bit[7:4]: Bit[3]: Bit[2]: Bit[1]: Bit[0]:	Not used lptx_ck_opt pull_down_clk_lane pull_down_data_lane2 pull_down_data_lane1
0x302A	SC_CMMN_SUB_ID	0xB1	R		Process Version
0x3034	SC_CMMN_PLL_ CTRL0	0x1A	RW	Bit[7]: Bit[6:4]: Bit[3:0]:	
0x3035	SC_CMMN_PLL_ CTRL1	0x21	RW	Bit[7:4]: Bit[3:0]:	system_pll_div scale_divider_mipi
0x3036	SC_CMMN_PLL_ MULTIPLIER	0x69	RW	Bit[7:0]:	PLL_multiplier (4~252) This can be any integer during 4~127 and only even integer during 128~252
0x3037	SC_CMMN_PLL_ CTR13	0x03	RW	Bit[7:5]: Bit[4]: Bit[3:0]:	Debug mode pll_root_div 0: Bypass 1: /2 pll_prediv 1, 2, 3, 4, 6, 8
0x3038	SC_CMMN_PLL_ DEBUG_OPT	0x00	RW	Bit[7]: Bit[1:0]:	pll_mult_debug_en pll_mult1_debug



system control registers (sheet 5 of 5) table 7-1

address	register name	default value	R/W	description
0x3039	SC_CMMN_PLL_ CTRL_R	0x00	RW	Bit[7]: pll_bypass Bit[6:0]: Not used
0x303A	SC_CMMN_PLLS_ CTRL0	0x00	RW	Bit[7]: plls_bypass Bit[6:0]: Not used
0x303B	SC_CMMN_PLLS_ CTRL1	0x19	RW	Bit[7:5]: Not used Bit[4:0]: plls_multiplier
0x303C	SC_CMMN_PLLS_ CTRL2	0x11	RW	Bit[6:4]: plls_cp Bit[3:0]: plls_sys_div
0x303D	SC_CMMN_PLLS_ CTRL3	0x30	RW	Bit[7:6]: Not used Bit[5:4]: plls_pre_div 00: /1 01: /1.5 10: /2 11: /3 Bit[2]: plls_div_r 0: /1 1: /2 Bit[1:0]: plls_seld5 00: /1 01: /1 10: /2 11: /2.5
0x3040~ 0x3044	DEBUG MODE	-	-	Debug Mode
0x3106	SRB CTRL	0xF9	RW	Bit[7:4]: Not used Bit[3:2]: PLL clock divider 00: pll_sclk 01: pll_sclk/2 10: pll_sclk/4 11: pll_sclk  Bit[1]: rst_arb 0: Not used 1: Reset arbiter  Bit[0]: sclk_arb 0: Not used 1: Enable SCLK to arbiter



## 7.2 group hold control [0x3200 - 0x3208]

table 7-2 group hold control registers

address	register name	default value	R/W	description
0x3200	GROUP ADR0	0x00	RW	Group0 Start Address in SRAM, actual address is {0x3200[3:0], 4'h0}
0x3201	GROUP ADR1	0x08	RW	Group1 Start Address in SRAM, actual address is {0x3201[3:0], 4'h0}
0x3202	GROUP ADR2	0x10	RW	Group2 Start Address in SRAM, actual address is {0x3202[3:0], 4'h0}
0x3203	GROUP ADR3	0x18	RW	Group3 Start Address in SRAM, actual address is {0x3203[3:0], 4'h0}
0x3204	GROUP LEN0	-	R	Length of Group0
0x3205	GROUP LEN1	_	R	Length of Group1
0x3206	GROUP LEN2	-	R	Length of Group2
0x3207	GROUP LEN3	-	R	Length of Group3
0x3208	GROUP ACCESS	-	W	Bit[7:4]: Group_ctrl 0000: Enter group write mode 0001: Exit group write mode 1010: Initiate group write Bit[3:0]: Group ID 0000: Group 0 0001: Group 1 0010: Group 2 0011: Group 3
0x3209	DEBUG MODE	-	_	Debug Mode



## 7.3 AEC/AGC [0x3500 - 0x373A, 0x3A00 - 0x3A21, 0x5680 - 0x5A41]

table 7-3 AEC/AGC registers (sheet 1 of 6)

address	register name	default value	R/W	description	
0x3500	EXPOSURE	0x00	RW	Bit[7:4]: Not used Bit[3:0]: Exposure[19:16] Exposure in units of 1/16 line	
0x3501	EXPOSURE	0x02	RW	Bit[7:0]: Exposure[15:8] Exposure in units of 1/16 line	
0x3502	EXPOSURE	0x00	RW	Bit[7:0]: Exposure[7:0] Exposure in units of 1/16 line; four bits are a fraction of a line should be 0 since OV5648 doe support fraction line exposure	they s not
0x3503	MANUAL CTRL	0x00	RW	Bit[7:6]: Not used Bit[5:4]: Gain latch timing delay x0: Gain has no latch delay 01: Gain delay of 1 frame 11: Gain delay of 2 frames Bit[2]: Not used Bit[1]: AGC manual 0: Auto enable 1: Manual enable Bit[0]: AEC manual 0: Auto enable 1: Manual enable 1: Manual enable	
0x350A	AGC	0x00	RW	Bit[7:2]: Not used Bit[1:0]: Gain[9:8]	e
0x350B	AGC	0x10	RW	Bit[7:0]: Gain[7:0]  AGC real gain output low byte	;
0x3600~ 0x3637	ANALOG_CONTROL	_	RW	Analog Control Registers	
0x3700~ 0x373A	ANALOG_CONTROL	_	RW	Analog Control Registers	
0x3A00	AEC CTRL00	0x78	RW	Bit[7:6]: Not used Bit[5]: Band function Bit[4]: Band low limit mode Bit[3]: start_sel Bit[2]: Night mode Bit[1]: Not used Bit[0]: Freeze	



table 7-3 AEC/AGC registers (sheet 2 of 6)

address	register name	default value	R/W	description	1
0x3A01	MIN EXPO	0x01	RW	Bit[7:0]:	Min expo
0x3A02	MAX EXPO 60	0x3D	RW	Bit[7:0]:	Max expo[15:8] Night mode ceiling of 60 Hz
0x3A03	MAX EXPO 60	0x80	RW	Bit[7:0]:	Max expo[7:0] Night mode ceiling of 60 Hz
0x3A05	AEC CTRL05	0x30	RW	Bit[7]:  Bit[6]:  Bit[5]:  Bit[4:0]:	f50_reverse 0: Hold 50, 60Hz detect input 1: Switch 50, 60Hz detect input frame_insert 0: In night mode, insert frame disable 1: In night mode, insert frame enable step_auto_en 0: Step manual mode 1: Step auto mode step_auto_ratio In step auto mode, set the step ratio setting to adjust speed
0x3A06	AEC CTRL06	0x10	RW	Bit[7:5]: Bit[4:0]:	Not used step_man1 Step manual Increase mode fast step
0x3A07	AEC CTRL07	0x18	RW	Bit[7:4]: Bit[3:0]:	step_man2 Step manual, slow step step_man3 Step manual, decrease mode fast step
0x3A08	B50 STEP	0x01	RW	Bit[7:2]: Bit[1:0]:	Not used b50_step[9:8] Banding step size for 50 Hz
0x3A09	B50 STEP	0x27	RW	Bit[7:0]:	b50_step[7:0] Banding step size for 50 Hz
0x3A0A	B60 STEP	0x00	RW	Bit[7:2]: Bit[1:0]:	Not used b60_step[9:8] Banding step size for 60 Hz
0x3A0B	B60 STEP	0xF6	RW	Bit[7:0]:	b60_step[7:0] Banding step size for 60 Hz
0x3A0C	AEC CTRL0C	0xE4	RW	Bit[7:4]: Bit[3:0]:	e1_max Decimal line high limit zone e1_min Decimal line low limit zone



table 7-3 AEC/AGC registers (sheet 3 of 6)

					<u> </u>
address	register name	default value	R/W	descriptio	n
0x3A0D	B60 MAX	0x08	RW	Bit[7:6]: Bit[5:0]:	Not used b60_max Max banding step number for 60 Hz
0x3A0E	B50 MAX	0x06	RW	Bit[7:6]: Bit[5:0]:	
0x3A0F	WPT	0x78	RW	Bit[7:0]:	WPT Stable range high limit (from unstable state to stable state)
0x3A10	ВРТ	0x68	RW	Bit[7:0]:	BPT Stable range low limit (from unstable state to stable state)
0x3A11	HIGH VPT	0xD0	RW	Bit[7:0]:	vpt_high Fast zone high limit (when step ratio auto mode is disabled)
0x3A12	MANUAL AVG	0x00	RW	Bit[7:0]:	avg_man
0x3A13	PRE GAIN	0x40	RW	Bit[7]: Bit[6]: Bit[5:0]:	Not used Pre-gain enable Pre-gain value
0x3A14	MAX EXPO 50	0x0E	RW	Bit[7:0]:	Max expo[15:8] Night mode ceiling of 50 Hz
0x3A15	MAX EXPO 50	0x40	RW	Bit[7:0]:	Max expo[7:0] Night mode ceiling of 50 Hz
0x3A17	NIGHT MODE GAIN BASE	0x01	RW	Bit[7:2]: Bit[1:0]:	
0x3A18	AEC GAIN CEILING	0x00	RW	Bit[7:2]: Bit[1:0]:	Not used gain_ceiling[9:8] Gain ceiling = {0x3A18[1:0], 0x3A19[7:0]}/16
0x3A19	AEC GAIN CEILING	0x7C	RW	Bit[7:0]:	gain_ceiling[7:0]
0x3A1A	DIFF MAX	0x04	RW	Bit[7:0]:	diff_max
0x3A1B	WPT2	0x78	RW	Bit[7:0]:	wpt2 Stable range high limit (from stable state to unstable state)




table 7-3 AEC/AGC registers (sheet 4 of 6)

address	register name	default value	R/W	descriptior	า
0x3A1C	LED ADD ROW	0x06	RW	Bit[7:0]:	led_add_row[15:8] Exposure values added when STROBE is ON
0x3A1D	LED ADD ROW	0x18	RW	Bit[7:0]:	led_add_row[7:0] Exposure values added when STROBE is ON
0x3A1E	BPT2	0x68	RW	Bit[7:0]:	bpt2 Stable range low limit (from stable state to unstable state)
0x3A1F	LOW VPT	0x40	RW	Bit[7:0]:	vpt_low Fast zone low limit (when step ration auto mode is disabled)
0x3A20	AEC CTRL20	0x00	RW	Bit[7:2]: Bit[1]: Bit[0]:	Not used man_avg_en_i 0: Disable 1: Enable Not used
0x3A21	AEC CTRL21	0x70	RW		Not used Frame insert number Not used
0x5680	X START	0x00	RW		Not used x_start[11:8] Horizontal start position for average window high byte
0x5681	X START	0x00	RW	Bit[7:0]:	x_start[7:0] Horizontal start position for average window low byte
0x5682	Y START	0x00	RW		Not used y_start[11:8] Vertical start position for average window high byte
0x5683	Y START	0x00	RW	Bit[7:0]:	y_start[7:0] Vertical start position for average window low byte
0x5684	X WINDOW	0x0A	RW	Bit[7:5]: Bit[4:0]:	
0x5685	X WINDOW	0x20	RW	Bit[7:0]:	x_window[7:0] Window X in manual average window mode low byte



table 7-3 AEC/AGC registers (sheet 5 of 6)

address	register name	default value	R/W	description
0x5686	Y WINDOW	0x07	RW	Bit[3:0]: Not used Bit[3:0]: y_window[11:8] Window Y in manual average window mode high byte
0x5687	Y WINDOW	0x98	RW	Bit[7:0]: y_window[7:0] Window Y in manual average window mode low byte
0x5688	WEIGHT00	0x11	RW	Bit[7:4]: window1_weight Bit[3:0]: window0_weight
0x5689	WEIGHT01	0x11	RW	Bit[7:4]: window3_weight Bit[3:0]: window2_weight
0x568A	WEIGHT02	0x11	RW	Bit[7:4]: window5_weight Bit[3:0]: window4_weight
0x568B	WEIGHT03	0x11	RW	Bit[7:4]: window7_weight Bit[3:0]: window6_weight
0x568C	WEIGHT04	0x11	RW	Bit[7:4]: window9_weight Bit[3:0]: window8_weight
0x568D	WEIGHT05	0x11	RW	Bit[7:4]: window11_weight Bit[3:0]: window10_weight
0x568E	WEIGHT06	0x11	RW	Bit[7:4]: window13_weight Bit[3:0]: window12_weight
0x568F	WEIGHT07	0x11	RW	Bit[7:4]: window15_weight Bit[3:0]: window14_weight
0x5690	AVG CTRL10	0x02	RW	Bit[7:2]: Not used Bit[1]: avg_opt Bit[0]: avg_man 0: Auto average window 1: Manual average window
0x5691	AVG WEIGHT SUM	-	R	avg_wt_sum_o
0x5692	DEBUG MODE	_	-	Debug Mode
0x5693	AVG READOUT	-	R	Bit[7:0]: AVG value
0x5A00	DIGC CTRL0	0x00	RW	Bit[7:4]: Not used Bit[3]: Debug mode Bit[2]: dig_comp_bypass Bit[1]: dig_comp_man_opt Bit[0]: dig_comp_man_en
0x5A02	DIG COMP MAN	0x02	RW	Bit[7:2]: Not used Bit[1:0]: dig_comp_man[9:8]
0x5A03	DIG COMP MAN	0x00	RW	Bit[7:0]: dig_comp_man[7:0]



table 7-3 AEC/AGC registers (sheet 6 of 6)

address	register name	default value	R/W	description
0x5A20	SENSOR GAIN MAN	0x00	RW	Bit[7:1]: Not used Bit[0]: gainc_sensorgain_man[8]
0x5A21	SENOR GAIN MAN	0x00	RW	Bit[7:0]: gainc_sensorgain_man[7:0]
0x5A22	DIG COMP MAN	0x00	RW	Bit[7:2]: Not used Bit[1:0]: gainc_dgc_man[9:8]
0x5A23	DIG COMP MAN	0x00	RW	Bit[7:0]: gainc_dgc_man[7:0]
0x5A24	GAINC CTRL0	0x00	RW	Bit[7:3]: Not used Bit[2]: Debug mode Bit[1]: bypass_opt Bit[0]: gainc_man_en
0x5A40	GAINF ANA NUM	0x07	RW	Bit[7:0]: gainf_ana_bit_num
0x5A41	GAINF DIG GAIN	0x00	RW	Bit[7:0]: gainf_dig_gain

# 7.4 timing control [0x3800 - 0x3834]

table 7-4 system timing registers (sheet 1 of 3)

address	register name	default value	R/W	description
0x3800	TIMING_X_ADDR_ START	0x00	RW	Bit[7:4]: Not used Bit[3:0]: x_addr_start[11:8]
0x3801	TIMING_X_ADDR_ START	0x0C	RW	Bit[7:0]: x_addr_start[7:0]
0x3802	TIMING_Y_ADDR_ START	0x00	RW	Bit[7:4]: Not used Bit[3:0]: y_addr_start[11:8]
0x3803	TIMING_Y_ADDR_ START	0x04	RW	Bit[7:0]: y_addr_start[7:0]
0x3804	TIMING_X_ADDR_ END	0x0A	RW	Bit[7:4]: Not used Bit[3:0]: x_addr_end[11:8]
0x3805	TIMING_X_ADDR_END	0x33	RW	Bit[7:0]: x_addr_end[7:0]
0x3806	TIMING_Y_ADDR_END	0x07	RW	Bit[7:4]: Not used Bit[3:0]: y_addr_end[11:8]
0x3807	TIMING_Y_ADDR_END	0xA3	RW	Bit[7:0]: y_addr_end[7:0]
0x3808	TIMING_X_OUTPUT_SIZE	0x0A	RW	Bit[7:4]: Not used Bit[3:0]: Video output horizontal width[11:8]



system timing registers (sheet 2 of 3) table 7-4

address	register name	default value	R/W	description	n
0x3809	TIMING_X_OUTPUT_SIZE	0x20	RW	Bit[7:0]:	Video output horizontal width[7:0]
0x380A	TIMING_Y_OUTPUT_SIZE	0x07	RW	Bit[7:4]: Bit[3:0]:	Not used Video output vertical height[11:8]
0x380B	TIMING_Y_OUTPUT_SIZE	0x98	RW	Bit[7:0]:	Video output vertical height[7:0]
0x380C	TIMING_HTS	0x0B	RW	Bit[7:5]: Bit[4:0]:	Not used Total horizontal size[12:8]
0x380D	TIMING_HTS	0x00	RW	Bit[7:0]:	Total horizontal size[7:0]
0x380E	TIMING_VTS	0x07	RW	Bit[7:0]:	Total vertical size[15:8]
0x380F	TIMING_VTS	0xC0	RW	Bit[7:0]:	Total vertical size[7:0]
0x3810	TIMING_ISP_X_WIN	0x00	RW	Bit[7:4]: Bit[3:0]:	Not used ISP horizontal offset[11:8]
0x3811	TIMING_ISP_X_WIN	0x04	RW	Bit[7:0]:	ISP horizontal offset[7:0]
0x3812	TIMING_ISP_Y_WIN	0x00	RW		Not used ISP vertical offset[11:8]
0x3813	TIMING_ISP_Y_WIN	0x02	RW	Bit[7:0]:	ISP vertical offset[7:0]
0x3814	TIMING_X_INC	0x11	RW	Bit[7:4]: Bit[3:0]:	h_odd_inc Horizontal subsample odd increase number h_even_inc Horizontal subsample even increase number
0x3815	TIMING_Y_INC	0x11	RW	Bit[7:4]: Bit[3:0]:	v_odd_inc Vertical subsample odd increase number v_even_inc Vertical subsample even increase number
0x3816	TIMING_HSYNCST	0x00	RW		Not used HSYNC start point[11:8]
0x3817	TIMING_HSYNCST	0x00	RW	Bit[7:0]:	HSYNC start point[7:0]
0x3818	TIMING_HSYNCW	0x00	RW		Not used HSYNC window[11:8]
0x3819	TIMING_HSYNCW	0x00	RW	Bit[7:0]:	HSYNC window[7:0]



table 7-4 system timing registers (sheet 3 of 3)

address	register name	default value	R/W	description
0x3820	TIMING_TC_REG20	0x40	RW	Bit[7]: Not used Bit[6:4]: For testing only Bit[3]: Not used Bit[2]: ISP vertical flip Bit[1]: Sensor vertical flip Bit[0]: Vertical binning
0x3821	TIMING_TC_REG21	0x00	RW	Bit[7:5]: For testing only Bit[4]: Not used Bit[3]: For testing only Bit[2]: ISP mirror Bit[1]: Sensor mirror Bit[0]: Horizontal binning
0x3822~ 0x3834	DEBUG MODE	-	-	Debug Mode

# 7.5 strobe/frame exposure [0x3B00 - 0x3B0C]

table 7-5 strobe/frame exposure control registers (sheet 1 of 2)

address	register name	default value	R/W	description
0x3B00	STROBE_RSTRB	0x00	RW	Strobe Control  Bit[7]: Strobe request ON/OFF  0: OFF/BLC  1: ON  Bit[6]: Strobe pulse reverse  Bit[3:2]: width_in_xenon  00: 1 row period  01: 2 row period  10: 3 row period  11: 4 row period  Bit[1:0]: Strobe mode  00: xenon  01: LED 1  10: LED 2  11: LED 3
0x3B01	STROBE_FREX_EXP_H2	0x00	RW	Bit[7:0]: frex_exp[23:16]
0x3B02	STROBE_SHUTTER_DLY	0x08	RW	Bit[7:0]: shutter_dly[12:8]
0x3B03	STROBE_SHUTTER_DLY	0x00	RW	Bit[7:0]: shutter_dly[7:0]
0x3B04	STROBE_FREX_EXP_H	0x04	RW	Bit[7:0]: frex_exp[15:8]



strobe/frame exposure control registers (sheet 2 of 2) table 7-5

address	register name	default value	R/W	description
0x3B05	STROBE_FREX_EXP_L	0x00	RW	Bit[7:0]: frex_exp[7:0]
0x3B06	STROBE_FREX_CTRL0	0x04	RW	Bit[7:6]: frex_pchg_width Bit[5:4]: frex_strobe_option Bit[3:0]: frex_strobe_width[3:0]
0x3B07	STROBE_FREX_MODE_SEL	0x08	RW	Bit[4]: frex_sa1 Bit[3]: fx1_fm_en Bit[2]: frex_inv Bit[1:0]: FREX strobe 00: frex_strobe mode1 01: frex_strobe mode2 1x: Rolling strobe
0x3B08	STROBE_FREX_EXP_REQ	0x00	RW	Bit[7:1]: Not used Bit[0]: frex_exp_req
0x3B09	FREX_SHUTTER_DELAY	0x02	RW	Bit[7:3]: Not used Bit[2:0]: FREX end option
0x3B0A	STROBE_FREX_RST_LENGTH	0x04	RW	Bit[7:3]: Not used Bit[2:0]: frex_rst_length[2:0]
0x3B0B	STROBE_WIDTH	0x00	RW	Bit[7:0]: frex_strobe_width[19:12]
0x3B0C	STROBE_WIDTH	0x3D	RW	Bit[7:0]: frex_strobe_width[11:4]

# 7.6 OTP control [0x3D00 - 0x3D21]

OTP control registers (sheet 1 of 2) table 7-6

address	register name	default value	R/W	description
0x3D00 <sup>a</sup>	OTP_DATA_0	0x00	RW	OTP Buffer 0
0x3D01 <sup>a</sup>	OTP_DATA_1	0x00	RW	OTP Buffer 1
0x3D02 <sup>a</sup>	OTP_DATA_2	0x00	RW	OTP Buffer 2
0x3D03 <sup>a</sup>	OTP_DATA_3	0x00	RW	OTP Buffer 3
0x3D04 <sup>a</sup>	OTP_DATA_4	0x00	RW	OTP Buffer 4
0x3D05	OTP_DATA_5	0x00	RW	OTP Buffer 5
0x3D06	OTP_DATA_6	0x00	RW	OTP Buffer 6
0x3D07	OTP_DATA_7	0x00	RW	OTP Buffer 7



table 7-6 OTP control registers (sheet 2 of 2)

address	register name	default value	R/W	description
0x3D08	OTP_DATA_8	0x00	RW	OTP Buffer 8
0x3D09	OTP_DATA_9	0x00	RW	OTP Buffer 9
0x3D0A	OTP_DATA_A	0x00	RW	OTP Buffer A
0x3D0B	OTP_DATA_B	0x00	RW	OTP Buffer B
0x3D0C	OTP_DATA_C	0x00	RW	OTP Buffer C
0x3D0D	OTP_DATA_D	0x00	RW	OTP Buffer D
0x3D0E	OTP_DATA_E	0x00	RW	OTP Buffer E
0x3D0F	OTP_DATA_F	0x00	RW	OTP Buffer F
0x3D80 <sup>b</sup>	OTP_PROGRAM_ CTRL	0x00	RW	Bit[7]: OTP_pgenb_0 0: It is programming time Bit[6:1]: Reserved Bit[0]: OTP_pgm Program start signal Changing from 0 to 1 initiates OTP programming
0x3D81	OTP_LOAD_CTRL	0x00	RW	Bit[7]: OTP_pgenb 0: It is programming time Bit[6:1]: Reserved Bit[0]: OTP_rd Read start signal Changing from 0 to 1 initiates OTP read

a. 0x3D00~0x3D04 is reserved for OmniVision internal use.

## 7.7 BLC control [0x4000 - 0x4067]

table 7-7 BLC registers (sheet 1 of 2)

address	register name	default value	R/W	description
0x4000	BLC CTRL00	0x89	RW	BLC Control  Bit[7:1]: Debug mode  Bit[0]: BLC enable  0: Disable  1: Enable



b. AVDD must be  $2.5V \pm 5\%$  when writing/programming OTP; otherwise, there will be reliability issues. There is no such limitation when reading OTP under normal operating conditions.

BLC registers (sheet 2 of 2) table 7-7

		default		
address	register name	value	R/W	description
0x4001	BLC CTRL01	0x00	RW	Bit[7:6]: Debug mode Bit[5:0]: start_line
0x4002	BLC CTRL02	0x45	RW	Bit[7]: Debug mode Bit[6]: blc_auto_en Bit[5:0]: reset_frame_num
0x4003	BLC CTRL03	0x08	RW	Bit[7]: blc_redo_en Bit[6]: Freeze writing 1 to this bit will trigger a BLC redo N frames begin Bit[5:0]: manual_frame_num
0x4004	DEBUG MODE	0x08	RW	Bit[7:0]: Black line num
0x4005	BLC CTRL05	0x18	RW	Bit[7:2]: Debug mode Bit[1]: blc_always_up_en 0: Normal freeze 1: BLC always update Bit[0]: Not used
0x4006~ 0x4008	DEBUG MODE	-	-	Debug Mode
0x4009	BLACK LEVEL	0x10	RW	Bit[7:0]: blc_blackleveltarget0 Black level target
0x400A~ 0x4067	DEBUG MODE	-	-	Debug Mode

## 7.8 frame control [0x4200 - 0x4202]

frame control registers (sheet 1 of 2) table 7-8

address	register name	default value	R/W	description
0x4200	FRAME CTRL0	0x00	RW	Bit[7:3]: Not used Bit[2]: fcnt_eof_sel Bit[1]: fcnt_mask_dis Bit[0]: fcnt_reset
0x4201	FRAME ON NUMBER	0x00	RW	Bit[7:4]: Not used Bit[3:0]: Frame ON number When both ON and OFF numbers are set to 0x00, frame control is in bypass mode



table 7-8 frame control registers (sheet 2 of 2)

address	register name	default value	R/W	description
0x4202	FRAME OFF NUMBER	0x00	RW	Bit[7:4]: Not used Bit[3:0]: Frame OFF number When both ON and OFF numbers are set to 0x00, frame control is in bypass mode

## 7.9 MIPI control [0x4800 - 0x4843]

table 7-9 MIPI registers (sheet 1 of 7)

address	register name	default value	R/W	description
0x4800	MIPI CTRL 00	0x04	RW	MIPI Control 00 Bit[7:6]: Debug mode Bit[5]: Clock lane gate enable 0: Clock lane is free running 1: Gate clock lane when no packet to transmit Bit[4]: Line sync enable 0: Do not send line short packet for each line 1: Send line short packet for each line Bit[3]: Lane select 0: Use lane1 as default data lane 1: Use lane2 as default data lane Bit[2]: Idle status 0: MIPI bus will be LP00 when no packet to transmit 1: MIPI bus will be LP11 when no packet to transmit Bit[1:0]: Debug mode



table 7-9 MIPI registers (sheet 2 of 7)

address	register name	default value	R/W	description
				MIPI Control 01
				Bit[7]: Long packet data type manual enable 0: Use mipi dt
				1: Use dt_man_o as long packet data (see register 0x4814[5:0])
				Bit[6]: Short packet data type manual enable
				1: Use dt_spkt as short packet data (see register 0x4815[5:0])
				Bit[5]: Short packet word counter manual
				enable 0: Use frame counter or line counter
0x4801	MIPI CTRI 01	0x0F	RW	Ose frame counter of line counter     Select spkt wc reg o
0.000	WIII TOTAL OT	ono.	100	(see {0x4812, 0x4813})
				Bit[4]: PH bit order for ECC
				0: {DI[7:0],WC[7:0],WC[15:8]}
				1: {DI[0:7],WC[0:7],WC[8:15]}
				Bit[3]: PH byte order for ECC
				0: {DI,WC_I,WC_h}
				1: {DI,WC_h,WC_l} Bit[2]: PH byte order2 for ECC
				0: {DI,WC}
				1: {WC,DI}
				Bit[1:0]: Debug mode



table 7-9 MIPI registers (sheet 3 of 7)

		default		
address	register name	value	R/W	description
				MIPI Control 02 Bit[7]: hs_prepare_sel 0: Auto calculate T_hs_prepare, un pclk2x
				1: Use hs_prepare_min_o[7:0] Bit[6]: clk_prepare_sel 0: Auto calculate T_clk_prepare,
				unit pclk2x 1: Use clk_prepare_min_o[7:0] Bit[5]: clk_post_sel 0: Auto calculate T_clk_post, unit
				pclk2x 1: Use clk_post_min_o[7:0] Bit[4]: clk_trail_sel 0: Auto calculate T_clk_trail, unit
0x4802	MIPI CTRL 02	0x00	RW	pclk2x 1: Use clk_trail_min_o[7:0] Bit[3]: hs_exit_sel 0: Auto calculate T_hs_exit, unit
				pclk2x  1: Use hs_exit_min_o[7:0]  Bit[2]: hs_zero_sel  0: Auto calculate T_hs_zero, unit
				pclk2x  1: Use hs_zero_min_o[7:0]  Bit[1]: hs_trail_sel  0: Auto calculate T_hs_trail, unit
				pclk2x 1: Use hs_trail.min_o[7:0] Bit[0]: clk_zero_sel 0: Auto calculate T_clk_zero, unit
				pclk2x 1: Use clk_zero_min_o[7:0]
0x4803	MIPI CTRL 03	0x50	RW	Bit[7:0]: Debug mode
0x4804	MIPI CTRL 04	0x8D	RW	Bit[7:0]: Debug mode



table 7-9 MIPI registers (sheet 4 of 7)

			-	
address	register name	default value	R/W	description
0x4805	MIPI CTRL 05	0x10	RW	MIPI Control 05  Bit[7]: MIPI lane1 disable  0: Not used  1: Disable MIPI data lane1, lane1 will be LP00  Bit[6]: MIPI lane2 disable  0: Not used  1: Disable MIPI data lane2, lane2 will be LP00  Bit[5]: Ipx_p_sel  0: Auto calculate t_lpx_o in pclkex domain, unit pclk2x  1: Use lp_p_min[7:0]  Bit[4]: Ip_rx_intr_sel  0: Send lp_rx_intr_o at the first byte  1: Send lp_rx_intr_o at the end of receiving  Bit[3:1]: Debug mode  Bit[0]: Not used
0x4806	DEBUG MODE	-	-	Debug Mode
0x4810	MIPI MAX FRAME COUNT	0xFF	RW	High Byte of Maximum Frame Count of Frame Sync Short Packet
0x4811	MIPI MAX FRAME COUNT	0xFF	RW	Low Byte of Maximum Frame Count of Frame Sync Short Packet
0x4814	MIPI CTRL14	0x2A	RW	MIPI Control 14 Bit[7:6]: Virtual channel of MIPI Bit[5:0]: Data type in manual mode
0x4815	MIPI_DT_SPKT	0x00	RW	Bit[7]: Not used Bit[6]: Debug mode Bit[5:0]: Manual data type for short packet
0x4818	HS_ZERO_MIN	0x00	RW	High Byte of Minimum Value for hs_zero Unit ns
0x4819	HS_ZERO_MIN	0x96	RW	Low Byte of Minimum Value for hs_zero, unit ns hs_zero_real = hs_zero_min_o + Tui*ui_hs_zero_min_o
0x481A	HS_TRAIL_MIN	0x00	RW	High Byte of Minimum Value for hs_trail, unit ns
0x481B	HS_TRAIL_MIN	0x3C	RW	Low Byte of Minimum Value for hs_trail, hs_trail_real = hs_trail_min_o + Tui*ui_hs_trail_min_o
0x481C	CLK_ZERO_MIN	0x01	RW	High Byte of Minimum Value for clk_zero, unit ns



table 7-9 MIPI registers (sheet 5 of 7)

			-	
address	register name	default value	R/W	description
0x481D	CLK_ZERO_MIN	0x86	RW	Low Byte of Minimum Value for clk_zero, clk_zero_real = clk_zero_min_o + Tui*ui_clk_zero_min_o
0x481E	CLK_PREPARE_ MIN	0x00	RW	High Byte of Minimum Value for clk_prepare, unit ns Bit[7:2]: Not used Bit[1:0]: clk_prepare_min[9:8]
0x481F	CLK_PREPARE_ MIN	0x3C	RW	Low Byte of Minimum Value for clk_prepare clk_prepare_real = clk_prepare_min_o + Tui*ui_clk_prepare_min_o
0x4820	CLK_POST_MIN	0x00	RW	High Byte of Minimum Value for clk_post, unit ns Bit[7:2]: Not used Bit[1:0]: clk_post_min[9:8]
0x4821	CLK_POST_MIN	0x56	RW	Low Byte of Minimum Value for clk_post clk_post_real = clk_post_min_o + Tui*ui_clk_post_min_o
0x4822	CLK_TRAIL_MIN	0x00	RW	High Byte of Minimum Value for clk_trail, unit ns Bit[7:2]: Not used Bit[1:0]: clk_trail_min[9:8]
0x4823	CLK_TRAIL_MIN	0x3C	RW	Low Byte of Minimum Value for clk_trail clk_trail_real = clk_trail_min_o + Tui*ui_clk_trail_min_o
0x4824	LPX_P_MIN	0x00	RW	High Byte of Minimum Value for lpx_p, unit ns Bit[7:2]: Not used Bit[1:0]: lpx_p_min[9:8]
0x4825	LPX_P_MIN	0x32	RW	Low Byte of Minimum Value for lpx_p lpx_p_real = lpx_p_min_o + Tui*ui_lpx_p_min_o
0x4826	HS_PREPARE_MIN	0x00	RW	High Byte of Minimum Value for hs_prepare, unit ns Bit[7:2]: Not used Bit[1:0]: hs_prepare_min[9:8]
0x4827	HS_PREPARE_MIN	0x32	RW	Low Byte of Minimum Value for hs_prepare hs_prepare_real = hs_prepare_min_o + Tui*ui_hs_prepare_min_o
0x4828	HS_EXIT_MIN	0x00	RW	High Byte of Minimum Value for hs_exit, unit ns Bit[7:2]: Not used Bit[1:0]: hs_exit_min[9:8]
0x4829	HS_EXIT_MIN	0x64	RW	Low Byte of Minimum Value for hs_exit hs_exit_real = hs_exit_min_o + Tui*ui_hs_exit_min_o
0x482A	UI_HS_ZERO_MIN	0x05	RW	Minimum UI Value of hs_zero, unit UI



table 7-9 MIPI registers (sheet 6 of 7)

address	register name	default value	R/W	description
0x482B	UI_HS_TRAIL_MIN	0x04	RW	Minimum UI Value of hs_trail, unit UI
0x482C	UI_CLK_ZERO_ MIN	0x00	RW	Minimum UI Value of clk_zero, unit UI
0x482D	UI_CLK_PREPARE _MIN	0x00	RW	Minimum UI Value of clk_prepare, unit UI
0x482E	UI_CLK_POST_ MIN	0x34	RW	Minimum UI Value of clk_post, unit UI
0x482F	UI_CLK_TRAIL_ MIN	0x00	RW	Minimum UI Value of clk_trail, unit UI
0x4830	UI_LPX_P_MIN	0x00	RW	Minimum UI Value of lpx_p, unit UI
0x4831	UI_HS_PREPARE_ MIN	0x04	RW	Minimum UI Value of hs_prepare, unit UI
0x4832	UI_HS_EXIT_MIN	0x00	RW	Minimum UI Value of hs_exit, unit UI
0x4833	MIPI_REG_MIN	0x00	RW	MIPI Register Address, Lower Bound (High Byte) Address range of MIPI RW registers is from mipi_reg_min to mipi_reg_max
0x4834	MIPI_REG_MIN	0x00	RW	MIPI Register Address, Lower Bound (Low Byte)
0x4835	MIPI_REG_MAX	0xFF	RW	MIPI Register Address, Upper Bound (High Byte)
0x4836	MIPI_REG_MAX	0xFF	RW	MIPI Register Address, Upper Bound (Low Byte)
0x4837	PCLK_PERIOD	0x18	RW	Period of pclk2x, pclk_div = 1, and 1-bit decimal
0x4838	WKUP_DLY	0x02	RW	Wakeup Delay for MIPI
0x483A	DEBUG MODE	-	-	Debug Mode



table 7-9 MIPI registers (sheet 7 of 7)

address	register name	default value	R/W	description
0x483B	MIPI_LP_GPIO	0x33	RW	Bit[7]:
0x4843	SNR_PCLK_DIV	0x03	RW	Bit[7:1]: Not used Bit[0]: PCLK divider 0: PCLK/SCLK = 2 and pclk_div = 1 1: PCLK/SCLK = 1 and pclk_div = 1

## 7.10 ISP control [0x5000 - 0x5059]

table 7-10 ISP control registers (sheet 1 of 6)

address	register name	default value	R/W	description
0x5000	ISP CTRL00	0xFF	RW	ISP Control 00 (0: disable; 1: enable) Bit[7:3]: Not used Bit[2]: Black pixel correction Bit[1]: White pixel correction Bit[0]: Not used
0x5001	ISP CTRL01	0x01	RW	ISP Control 01 Bit[7:1]: Not used Bit[0]: AWB 0: Disable 1: Enable



table 7-10 ISP control registers (sheet 2 of 6)

address	register name	default value	R/W	description
0x5002	ISP CTRL02	0x41	RW	ISP Control 02 (0: disable; 1: enable) Bit[7:5]: Not used Bit[6]: win_en Bit[1]: otp_en Bit[0]: AWB gain
0x5003	ISP CTRL03	0x0A	RW	ISP Control 03 (0: disable; 1: enable) Bit[7:4]: Not used Bit[3]: buf_en Bit[2]: bin_man_set Bit[1]: bin_auto_en
0x5004	ISP CTRL04	0x00	RW	ISP Control 04  Bit[7:4]: Not used  Bit[3]: size_man_en  0: Disable  1: Enable  Bit[2:0]: Not used
0x5005	ISP CTRL05	0x31	RW	ISP Control 05  Bit[7]: sof_man
0x5006	ISP CTRL06	0x00	RW	ISP Control 06 (0: disable; 1: enable)  Bit[7]: x_odd_inc_man_en  Bit[6]: y_even_inc_man_en  Bit[5]: x_odd_inc_man_en  Bit[4]: y_even_inc_man_en  Bit[3]: x_offset_man_en  Bit[2]: y_offset_man_en  Bit[1]: x_skip_man_en  Bit[0]: y_skip_man_en



table 7-10 ISP control registers (sheet 3 of 6)

address	register name	default value	R/W	description
0x5007	ISP CTRL07	0x00	RW	ISP Control 07 (0: disable; 1: enable)  Bit[7]: bin_mode_man_en  Bit[6]: bin_mode_man  Bit[5]: win_x_off_man_en  Bit[4]: win_y_off_man_en  Bit[3]: win_x_out_man_en  Bit[2]: win_y_out_man_en  Bit[1]: isp_input_h_man_en  Bit[0]: isp_input_v_man_en
0x5008	X OFFSET MAN	0x00	RW	Bit[7:4]: Not used Bit[3:0]: x_offset_man[11:8]
0x5009	X OFFSET MAN	0x00	RW	Bit[7:0]: x_offset_man[7:0]
0x500A	Y OFFSET MAN	0x00	RW	Bit[7:3]: Not used Bit[2:0]: y_offset_man[10:8]
0x500B	Y OFFSET MAN	0x00	RW	Bit[7:0]: y_offset_man[7:0]
0x500C	WIN X OFFSET MAN	0x00	RW	Bit[7:4]: Not used Bit[3:0]: win_x_offset_man[11:8]
0x500D	WIN X OFFSET MAN	0x00	RW	Bit[7:0]: win_x_offset_man[7:0]
0x500E	WIN Y OFFSET MAN	0x00	RW	Bit[7:3]: Not used Bit[2:0]: win_y_offset_man[10:8]
0x500F	WIN Y OFFSET MAN	0x00	RW	Bit[7:0]: win_y_offset_man[7:0]
0x5010	WIN X OUT MAN	0x00	RW	Bit[7:4]: Not used Bit[3:0]: win_x_out_man[11:8]
0x5011	WIN X OUT MAN	0x00	RW	Bit[7:0]: win_x_out_man[7:0]
0x5012	WIN Y OUT MAN	0x00	RW	Bit[7:3]: Not used Bit[2:0]: win_y_out_man[10:8]
0x5013	WIN Y OUT MAN	0x00	RW	Bit[7:0]: win_y_out_man[7:0]
0x5014	ISP INPUT X MAN	0x00	RW	Bit[7:4]: Not used Bit[3:0]: isp_x_input_man[11:8]
0x5015	ISP INPUT X MAN	0x00	RW	Bit[7:0]: isp_x_input_man[7:0]
0x5016	ISP INPUT Y MAN	0x00	RW	Bit[7:3]: Not used Bit[2:0]: isp_y_input_man[10:8]
0x5017	ISP INPUT Y MAN	0x00	RW	Bit[7:0]: isp_y_input_man[7:0]
0x5018	ISP CTRL18	0x00	RW	Bit[7:4]: x_odd_inc_man Bit[3:0]: x_even_inc_man
0x5019	ISP CTRL19	0x00	RW	Bit[7:4]: y_odd_inc_man Bit[3:0]: y_even_inc_man



table 7-10 ISP control registers (sheet 4 of 6)

address	register name	default value	R/W	description
0x501A	ISP CTRL1A	0x00	RW	Bit[7:4]: Not used Bit[3:2]: x_skip_man Bit[1:0]: y_skip_man
0x501B~ 0x501C	DEBUG MODE	_	_	Debug Mode
0x501D	ISP CTRL1D	0x00	RW	Bit[7]: Not used Bit[6:4]: win_y_offset_adjust Bit[3:0]: Not used
0x501F	ISP CTRL1F	0x03	RW	Bit[7:6]: Not used Bit[5]: enable_opt 0: Not latched by VSYNC 1: Enable latched by VSYNC Bit[4]: cal_sel 0: DPC cal_start using SOF 1: DPC cal_start using VSYNC Bit[3]: Not used Bit[2:0]: fmt_sel 011: ISP output data Others: ISP input data bypass
0x5025	ISP CTRL25	0x00	RW	Bit[7:4]: Not used Bit[1:0]: avg_sel 00: Inputs of AVG module are from ISP input 01: Inputs of AVG module are from AWB gain output 10: Inputs of AVG module are from DPC output 11: Inputs of AVG module are from binning output
0x5026~ 0x503C	DEBUG MODE	-	-	Debug Mode



table 7-10 ISP control registers (sheet 5 of 6)

address	register name	default value	R/W	description
0x503D	ISP CTRL3D	0x00	RW	Bit[7]: test_pattern_en 0: Disable 1: Enable  Bit[6]: rolling_bar 0: Disable rolling bar 1: Enable rolling bar Bit[5]: transparent_mode 0: Disable 1: Enable  Bit[4]: squ_bw_mode 0: Output square is color square 1: Output square is black-white square Bit[3:2]: bar_style When set to a different value, a different type color bar will be output  Bit[1:0]: test_pattern_type 00: Color bar 01: Random data 10: Square 11: Input data
0x503E	ISP CTRL3E	0x00	RW	Bit[7]: Not used Bit[6]: win_cut_en Bit[5]: isp_test 0: Two lowest bits are 1 1: Two lowest bits are 0 Bit[4]: Two lowest bits are md_same 0: Frame-changing random data pattern 1: Frame-fixed random data pattern Bit[3:0]: rnd_seed Initial seed for random data pattern
0x504B	ISP CTRL4B	0x30	RW	ISP Control 4B (0: disable; 1: enable)  Bit[7:6]: Not used  Bit[5]: post_binning h_enable  Bit[4]: post_binning v_enable  Bit[3]: flip_man_en  Bit[2]: flip_man  Bit[1]: mirror_man_en  Bit[0]: Mirror
0x504C	ISP CTRL4C	0x04	RW	Bit[7:0]: bias_man
0x504D~ 0x5056	RSVD	-	-	Reserved
0x5057	ISP CTRL57	0x00	RW	Bit[7]: sram_test_dpc1 Bit[6]: sram_test_dpc2 Bit[5]: sram_test_dpc3 Bit[4]: sram_test_dpc4 Bit[3:0]: Not used



table 7-10 ISP control registers (sheet 6 of 6)

address	register name	default value	R/W	description
0x5058	ISP CTRL58	0xAA	RW	Bit[7:4]: sram_rm_dpc1 Bit[3:0]: sram_rm_dpc2
0x5059	ISP CTRL59	0xAA	RW	Bit[7:4]: sram_rm_dpc3 Bit[3:0]: sram_rm_dpc4

## 7.11 AWB control [0x5180 - 0x51DF]

AWB registers (sheet 1 of 3) table 7-11

		/			
address	register name	default value	R/W	descriptio	on
0x5180	AWB CTRL	0x00	RW	Bit[7]: Bit[6]:  Bit[5]:  Bit[4]:  Bit[2]:	hsize_man_en fast_awb 0: Disable fast AWB
				Bit[1]: Bit[0]:	Select the last HREF     falling edge of after gain     input as calculated start     signal     after_gma     Not used



table 7-11 AWB registers (sheet 2 of 3)

		l			
address	register name	default value	R/W	descriptio	n
0x5181	AWB DELTA	0x20	RW	Bit[7]: Bit[6]: Bit[5:0]:	delta_opt base_man_en awb_delta Delta value to increase or decrease the gains
0x5182	STABLE RANGE	0x04	RW	Bit[7:0]:	stable_range
0x5183	STABLE RANGEW	0x08	RW	Bit[7:0]:	stable_rangew Wide stable range
0x5184~ 0x5185	AWB CTRL	-	-	Debug Mod	de
0x5185	HSIZE_MAN	0xE0	RW	Bit[7:0]:	hsize_man[7:0]
0x5186	MANUAL RED GAIN MSB	0x04	RW	Bit[7:4]: Bit[3:0]:	
0x5187	MANUAL RED GAIN LSB	0x00	RW	Bit[7:0]:	red_gain_man[7:0]
0x5188	MANUAL GREEN GAIN MSB	0x04	RW	Bit[7:4]: Bit[3:0]:	
0x5189	MANUAL GREEN GAIN LSB	0x00	RW	Bit[7:0]:	grn_gain_man[7:0]
0x518A	MANUAL BLUE GAIN MSB	0x04	RW	Bit[7:4]: Bit[3:0]:	
0x518B	MANUAL BLUE GAIN LSB	0x00	RW	Bit[7:0]:	blu_gain_man[7:0]
0x518C	RED GAIN LIMIT	0xF0	RW	Bit[7:4]: Bit[3:0]:	
0x518D	GREEN GAIN LIMIT	0xF0	RW	Bit[7:4]: Bit[3:0]:	0 =0 = . =



table 7-11 AWB registers (sheet 3 of 3)

address	register name	default value	R/W	descriptio	n
0x518E	BLUE GAIN LIMIT	0xF0	RW	Bit[7:4]: Bit[3:0]:	blue_gain_up_limit blue_gain_dn_limit They are only the highest 4 bits of limitation. Maximum blue gain is {blue_gan_up_limit,FF} Minimum blue gain is {blue_gain_dn_limit,00}
0x518F	FRAME CNT	0x00	RW	Bit[7:4]: Bit[3:0]:	
0x51DF	BASE MAN	0x10	RW	Bit[7:0]:	base_man

# 7.12 ISP output windows [0x5980 - 0x5988]

ISP output windows registers table 7-12

address	register name	default value	R/W	description
0x5980	WINDOW XSTART	0x00	RW	Bit[7:5]: Not used Bit[4:0]: window_xstart[12:8]
0x5981	WINDOW XSTART	0x00	RW	Bit[7:0]: window_xstart[7:0]
0x5982	WINDOW YSTART	0x00	RW	Bit[7:4]: Not used Bit[3:0]: window_ystart[11:8]
0x5983	WINDOW YSTART	0x00	RW	Bit[7:0]: window_ystart[7:0]
0x5984	WIN X WIN	0x10	RW	Bit[7:5]: Not used Bit[4:0]: window_x_win[12:8]
0x5985	WIN X WIN	0xA0	RW	Bit[7:0]: window_x_win[7:0]
0x5986	WIN Y WIN	0x0C	RW	Bit[7:4]: Not used Bit[3:0]: window_y_win[11:8]
0x5987	WIN Y WIN	0x78	RW	Bit[7:0]: window_y_win[7:0]
0x5988	WIN MAN	0x00	RW	Bit[7:1]: Not used Bit[0]: Window manual enable 0: Auto mode 1: Manual mode





# 8 operating specifications

#### 8.1 absolute maximum ratings

table 8-1 absolute maximum ratings

parameter		absolute maximum rating <sup>a</sup>
ambient storage temperature		-40°C to +125°C
	V <sub>DD-A</sub>	4.5V
supply voltage (with respect to ground)	$V_{DD-D}$	3V
	$V_{\text{DD-IO}}$	4.5V
electro etatio discharge (ESD)	human body model	2000V
electro-static discharge (ESD)	machine model	200V
all input/output voltages (with respect to ground)		-0.3V to V <sub>DD-IO</sub> + 1V
I/O current on any input or output pin		±200 mA
peak solder temperature (10 second dwell time)		245°C

exceeding the absolute maximum ratings shown above invalidates all AC and DC electrical specifications and may
result in permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods
may affect device reliability.

## 8.2 functional temperature

table 8-2 functional temperature

parameter	range
operating temperature <sup>a</sup>	-30°C to +70°C junction temperature
stable image temperature <sup>b</sup>	0°C to +50°C junction temperature

a. sensor functions but image quality may be noticeably different at temperatures outside of stable image range



b. image quality remains stable throughout this temperature range

#### 8.3 DC characteristics

table 8-3 DC characteristics (-30°C < T<sub>J</sub> < 70°C)

symbol	parameter	min	typ	max	unit
supply					
V <sub>DD-A</sub>	supply voltage (analog)	2.6	2.8	3.0	V
V <sub>DD-DO</sub>	supply voltage (digital I/O)	1.7	1.8	3.0	V
V <sub>DD-D</sub>	supply voltage (digital core) <sup>a</sup>	1.425	1.5	1.575	V
V <sub>DD-E</sub>	supply voltage (MIPI)	1.425	1.5	1.575	V
internal DVD	DD, EVDD short to DVDD, MIPI outpu	ut, AVDD = 2.8V,	DOVDD = 2	.8V	
I <sub>DD-A</sub>	active (operating) current		31	45	mA
I <sub>DD-DO</sub>	2592 x 1944 @ 15 fps <sup>b</sup>		60	78	mA
I <sub>DD-A</sub>	active (operating) current		32	45	mA
I <sub>DD-DO</sub>	1080p @ 30fps		56	73	mA
I <sub>DD-A</sub>	active (operating) current		34	45	mA
I <sub>DD-DO</sub>	720p @ 60fps		56	74	mA
I <sub>DD-A</sub>	active (operating) current		34	45	mA
I <sub>DD-DO</sub>	720p @ 30fps		32	44	mA
I <sub>DD-A</sub>	active (operating) current		34	45	mA
I <sub>DD-DO</sub>	VGA @ 60fps		32	44	mA
I <sub>DD-A</sub>	active (operating) current		34	45	mA
I <sub>DD-DO</sub>	VGA @30fps		20	28	mA
standby curr	rent				
I <sub>DDS-SCCB</sub> <sup>c</sup>	standby current <sup>d</sup>		20	50	μA
I <sub>DDS-PWDN</sub>	Stationy Current		20	50	μΑ
digital inputs	(typical conditions: AVDD = 2.8V, D	VDD = 1.5V, DO\	/DD = 1.8V)		
V <sub>IL</sub>	input voltage LOW			0.54	V
V <sub>IH</sub>	input voltage HIGH	1.26			V
C <sub>IN</sub>	input capacitor			10	pF
digital outpu	ts (standard loading 25 pF)				
V <sub>OH</sub> <sup>e</sup>	output voltage HIGH	1.62			V
V <sub>OL</sub> e	output voltage LOW			0.18	V



DC characteristics (-30°C < T $_{\rm J}$  < 70°C) table 8-3

symbol	parameter	min	typ	max	unit
serial interfac	e inputs				
V <sub>IL</sub> e	SIOC and SIOD	-0.5	0	0.54	V
V <sub>IH</sub> e	SIOC and SIOD	1.26	1.8	2.3	V

- a. when internal regulator is bypassed
- b. using internal regulator for DVDD and short DVDD with EVDD; DOVDD = 2.8V. MIPI output will result in 5%-10% lower active current on I<sub>DD-DO</sub>
- c. external clock is stopped during measurement
- d. standby current is based on room temperature
- e. based on DOVDD = 1.8V

#### 8.4 AC characteristics

table 8-4 timing characteristics

symbol	parameter	min	typ	max	unit
oscillator and clock input					
f <sub>OSC</sub>	frequency (XVCLK)	6	24	27	MHz
t <sub>r</sub> , t <sub>f</sub>	clock input rise/fall time			5 (10 <sup>a</sup> )	ns

a. if using the internal PLL





# mechanical specifications

#### 9.1 physical specifications

figure 9-1 package specifications




table 9-1 package dimensions

parameter	symbol	min	typ	max	unit
package body dimension x	А	4985	5010	5035	μm
package body dimension y	В	4785	4810	4835	μm
package height	С	700	760	820	μm
ball height	C1	100	130	160	μm
package body thickness	C2	585	630	675	μm
thickness of glass surface to wafer	C3	425	445	465	μm
image plane height	C4	260	315	370	μm
ball diameter	D	220	250	280	μm
total pin count	N		53 (9 NC)		
pin count x-axis	N1		8		
pin count y-axis	N2		8		
pins pitch x-axis	J1		620		μm
pins pitch y-axis	J2		550		μm
edge-to-pin center distance analog x	S1	305	335	365	μm
edge-to-pin center distance analog y	S2	450	480	510	μm



#### 9.2 IR reflow specifications

**figure 9-2** IR reflow ramp rate requirements






table 9-2 reflow conditions<sup>ab</sup>

zone	description	exposure
ramp up	heating from room temperature to 150°C	temperature slope ≤ 3°C per second
soaking	heating from 150°C to 200°C	90 ~ 150 seconds
reflow	temperature higher than 217°C	30 ~ 120 seconds
peak	maximum temperature in SMT	245°C
cooling	cooling from 217°C to room temperature	temperature slope ≤ 6°C per second

a. maximum number of reflow cycles = 3




b. N2 gas reflow or control O2 gas PPM<500 as recommended

# 10 optical specifications

#### 10.1 sensor array center

figure 10-1 sensor array center



**note 1** this drawing is not to scale and is for reference only.

 $\begin{tabular}{ll} \textbf{note 2} as most optical assemblies invert and mirror the image, the chip is typically mounted with pins A1 to A8 oriented down on the PCB. \\ \end{tabular}$ 

5648\_CSP3\_DS\_10\_1



## 10.2 lens chief ray angle (CRA)

figure 10-2 chief ray angle (CRA)




table 10-1 CRA versus image height plot

field (%)	CRA (degrees)
0.00	0.00
0.10	4.6
0.20	9.2
0.30	13.7
0.40	17.8
0.50	21.7
0.60	24.9
0.70	27.3
0.80	28.7
0.90	29.1
1.00	28.9



# revision history

#### version 1.0 07.13.2012

initial release

#### version 1.109.28.2012

- in key specifications, changed active and standby power requirements to 198 mW and 35  $\mu$ W, respectively
- in table 1-2, changed name of sixth column to "hardware standby (power down pin = 0)
- in section 4.11.1, replaced example of OTP program code
- in section 4.11.2, replaced example of OTP read code
- added section 5.5, picture-in-picture (PIP)





# defining the future of digital imaging™

## OmniVision Technologies, Inc.

#### **UNITED STATES**

4275 Burton Drive Santa Clara, CA 95054

tel: + 1 408 567 3000 fax: + 1 408 567 3001 email: salesamerican@ovt.com

#### UNITED KINGDOM

Hampshire + 44 1256 744 610

**GERMANY** 

Munich +49 89 63 81 99 88

#### INDIA

Bangalore +91 988 008 0140

#### **CHINA**

Beijing + 86 10 6580 1690 Shanghai + 86 21 6175 9888 Shenzhen + 86 755 8384 9733 Hong Kong + 852 2403 4011

#### JAPAN

Yokohama +81 45 478 7977 Osaka +81 6 4964 2606

#### KOREA

**Seoul** + 82 2 3478 2812

**SINGAPORE** +65 6220 1335

#### TAIWAN

**Taipei** +886 2 2657 9800 Hsinchu +886 3 6110933

website: www.ovt.com