

# **GC4023 CSP**

# 1/2.7" 4Mega CMOS Image Sensor

**Datasheet** 

V1.4

2022-12-29



# **Ordering Information**

### ♦ GC4023-C43YA

(Colored, 43PIN-CSP)

# **GENERATION REVISION HISTORY**

Version.	Effective Date	Description of Changes	Prepared by
V1.0	2022-04-24	Document Release	DSC-AE Dept.
V1.1	2022-05-19	P13:fix BGA center coordinate P13:fix Package Specifications	DSC-AE Dept.
V1.2	2022-06-27	P07:fix Features P17:fix QE Curve	DSC-AE Dept.
V1.3	2022-11-23	P29:fix Table 19 P31:fix Register List	DSC-AE Dept.
V1.4	2022-12-29	P27-30: fix Table 16/17/19/20 P31/33: fix Register List	DSC-AE Dept.

# **Galaxycore Incorporation**

Galaxycore Inc. reserves the right to change the contents in this document without prior notice



# Content

1.	S	ensor Overview	6
1	.1	General Description	6
1	.2	Features	7
2.	Е	lectrical Characteristics	8
2	.1	Absolute Maximum Ratings	8
2	.2	Operation Conditions	8
2	.3	DC Characteristics	8
2	.4	AC Characteristics	9
2	.5	Power Consumption	9
3.	C	SP Package Specifications	10
3	.1	Pin Descriptions	10
3		Package Specification	
4.	0	ptical Specifications	
	.1	Readout Position	14
4	.2	Pixel Array	15
4	.3	Lens Chief Ray Angle (CRA)	16
4	.4	QE Spectral Characteristics	17
5.		wo-wire Serial Bus Communication	
		Protocol	
5		Serial Bus Timing	
6.	M	IIPI Timing	21
6	.1	Clock Lane Low-power	21
6	.2	Data Burst	22
7.	F	unction Description	23
7	.1	Operation Mode	23
7	.2	Power on Sequence	24
7	.3	Power off Sequence	25
7	.4	Black Level Calibration	26
7	.5	Integration Time	26
7	.6	Windowing	27
7	.7	Frame Sync Mode	28
7	.8	Binning Mode	29
7	.9	Frame Structure	29
8.	R	egister List	31



# Figure Content

Figure 1: Block Diagram	6
Figure 2: AC Characteristics	9
Figure 3: CSP Pin Top View	10
Figure 4: Mechanical Drawing View(µm)	12
Figure 5: Readout Position	14
Figure 6: Pixel Array	15
Figure 7 CRA Information	16
Figure 8 QE curve	17
Figure 9: Write operate (2 bytes address –1byte data format)	18
Figure 10: Read Operate (2 bytes address –1byte data format)	19
Figure 11: Serial Bus Timing	19
Figure 12: MIPI Clock Lane Time	21
Figure 13: MIPI Data Lane Time	22
Figure 14: Operation Mode	23
Figure 15: Power on Timing	24
Figure 16: Power off Timing	25
Figure 17: Windowing Mode	
Figure 18: Frame Sync Configuration	28
Figure 21: Frame Structure	30



#### **Table Content**

Table 1: Absolute Maximum Ratings	8
Table 2: Operation Conditions	8
Table 3: DC Characteristics	8
Table 4: AC Characteristics	9
Table 5: Power Consumption	9
Table 6: Pin Descriptions	10
Table 7: Package Specifications	13
Table 8: Mirror and Flip Information	14
Table 9: CRA Information	16
Table 10: Device ID	18
Table 11: Serial Bus Timing	19
Table 12: Operate State	23
Table 13: Power on Timing	24
Table 14: Power off Timing	25
Table 15: Shutter Time Register	26
Table 16: Window Set Register	27
Table 17: Out Window Set Register	
Table 18: Binning mode Register	
Table 19: Frame Length Register	29
Table 20: Line Length Register	30



#### 1. Sensor Overview

### 1.1 General Description

GC4023 is a high quality 4Mega CMOS image sensor, for notebook camera digital camera and mobile phone camera applications. GC4023 incorporates a 2560H x 1440V active pixel array, on-chip 10-bit ADC, and image signal processor. It is programmable through a simple two-wire serial interface and has very low power consumption. It provides RAW10 and RAW8 data formats with MIPI interface.

Row Decoder DPHY ADC Bayer Pixel Array βį Processing Column Decoder Gain Control **Image Processing Image Sensor Core** & Output Interface Register Control Smart Timing OTP Generator Serial Interface INCLK XSHUTDOWN SBCL SBDA

Figure 1: Block Diagram



#### 1.2 Features

◆ Optical size: 1/2.7 inch

◆ Pixel size:
2.3µm x 2.3µm FSI

◆ Active image size: 2560 x 1440

◆ Color Filter: RGB Bayer

♦ Output formats: Raw Bayer 10bit/8bit

◆ Power supply requirement: AVDD28: 2.7~2.9V (Typ. 2.8V)

DVDD: 1.15~1.25V (Typ. 1.2V)

IOVDD: 1.7~1.9V (Typ. 1.8V)

◆ Power Consumption: 173mW @Full Size @30fps

◆ Frame rate: 30fps@Full Size

◆ PLL support

Frame sync support (master/slave)

Windowing support

Mirror and Flip support

Binning Mode support

◆ OTP support

◆ Analog Gain: 64X(Max)

◆ Sensitivity: 2.65V/lux\*sec

♦ Dynamic range: 79 dB

♦ MAX SNR: 38 dB

♦ Dark Current: 390 e-/s@80°C

♦ Micro lens chief ray angle (CRA): 10°(linear)

◆ Operation Temperature: -30~85°C

♦ Stable Image temperature: -20~60°C

♦ Storage temperature: -40~125°C

◆ Package: CSP



### 2. Electrical Characteristics

# 2.1 Absolute Maximum Ratings

Table 1: Absolute Maximum Ratings

Description	Description Symbol Ra		Unit	Note
Analogue absolute max	Vavdd_max	-0.3~3.9	V	
Digital absolute voltages	V <sub>DVDD_MAX</sub>	-0.3~1.8	V	Refer to GND
IO absolute max	VIOVDD_MAX	-0.3~3.6	V	Refer to GND
Digital input voltages	VIF_MAX	-0.3~V <sub>IOVDD</sub> +0.3	V	

Note: Digital input voltage: XCLK, SBCL, SBDA, XSHUTDOWN, FSYNC

# 2.2 Operation Conditions

**Table 2: Operation Conditions** 

Description	Symbol	Min.	Typical	Max.	Unit
Analog power supply	Vavdd	2.7	2.8	2.9	V
Digital power supply	V <sub>DVDD</sub>	1.15	1.2	1.25	V
IO power supply	VIOVDD	1.7	1.8	1.9	V
Digital input voltages	ViF	0		IOVDD	V
Test temperature	TTEST	21	25	27	$^{\circ}\!\mathbb{C}$

Note: 1. Digital input voltage: XCLK, SBCL, SBDA, XSHUTDOWN, FSYNC.

2. Test temperature: image quality test condition.

# 2.3 DC Characteristics

Table 3: DC Characteristics

Characteristics	Symbol	Min.	Typical	max	Unit
Input voltage HIGH	V <sub>IH</sub>	0.7 x V <sub>IF</sub>	-	-	V
Input voltage Low	VIL	-	-	0.3 x V <sub>IF</sub>	V
Output voltage HIGH	Vон	0.7 x VIOVDD	-	-	V
Output voltage LOW	V <sub>OL</sub>	-	-	0.3 x V <sub>IOVDD</sub>	V

Note: Input voltage apply to XCLK, SBCL, SBDA, XSHUTDOWN, FSYNC.



### 2.4 AC Characteristics

Figure 2: AC Characteristics




Table 4: AC Characteristics

Item	Symbol	Min.	Тур.	max	unit
Frequency	fsck	6	27	36	MHz
jitter (period, peak-to-peak)	Tjitter			600	ps
High level width	T <sub>HIGH</sub>	0.4tp		0.6tp	ns
Low level width	T <sub>LOW</sub>	0.4tp		0.6tp	ns
Duty Cycle	foury	40		60	%

# 2.5 Power Consumption

Table 5: Power Consumption


Item	Symbol	Min	Тур	Max	Unit
	I <sub>AVDD</sub>	ı	35	ı	mA
Full size @30fps MIPI 2lane	I <sub>DVDD</sub>		49		mA
	liovdd	ı	9	ı	mA
Standby current	I <sub>AVDD</sub>	•	8	-	μA
	I <sub>DVDD</sub>		435		μA
	liovdd	1	17	1	μA
Power off current	I <sub>total</sub>	-	-	0	μA

- **Note:** 1. All operate current are measured at 27MHz XCLK.
  - 2. Standby current is measured at XSHUTDOWN = L, XCLK=27MHz.
  - 3. We recommend that power should be turned off, when lower power consumption is required.



# 3. CSP Package Specifications

Figure 3: CSP Pin Top View



# 3.1 Pin Descriptions

Table 6: Pin Descriptions

Pin	Name	Туре	A/D	Description
A1	SGND	Ground	D	Ground for digital
A2	AVDD28	Power	Α	Analog power supply:2.8V
A3	AGND	Ground	Α	Ground for analog
A4	SVDD	Power	D	Digital power supply:1.2V
A5	NC	NC		NC
A6	MVDD	Power	D	Digital power supply:1.2V
A7	MGND	Ground	D	Ground for digital
A8	AVDD28	Power	Α	Analog power supply:2.8V
A9	AGND	Ground	Α	Ground for analog
B1	XSHUTDOWN	Input	D	Sensor power down control: (floating forbidden) 0: reset & standby; 1: normal work
B2	SBDA	Input\ Output	D	Two-wire serial bus, data.
В3	FSYNC	Input\ Output	D	Frame sync control
B4	DVDD12	Power	D	Digital power supply:1.2V
B5	DGND	Ground	D	Ground for digital
В6	1	1		\
B7	1	1		\
B8	NC	NC		NC




Pin	Name	Туре	A/D	Description	
В9	I2C_ID_SEL	Input	D	ID_SEL(floating forbidden). 0:0x52, 1:0x42	
C1	VOTP	Power	D	OTP power supply: 7V (floating available)	
C2	VDDIO	Power	D	I/O Power supply:1.8V	
C3	VREF	Power	Α	Internal power supply.	
C4	DVDD12	Power	D	Digital power supply:1.2V	
C5	DGND	Ground	D	Ground for digital	
C6	MDN1	Output	D	MIPI data <1> (-)	
C7	NC	NC		NC	
C8	NC	NC		NC	
C9	NC	NC		NC	
D1	TXLOW	Power	Α	Internal power supply.	
D2	RSGLOW	Power	Α	Internal power supply.	
D3	AVDD28	Power	Α	Analog power supply:2.8V	
D4	NC	NC		NC	
D5	NC	NC		NC	
D6	MCP	Output	D	MIPI clock (+)	
D7	MDN0	Output	D	MIPI data <0> (-)	
D8	NC	NC		NC	
D9	DGND	Ground	D	Ground for digital	
E1	SBCL	Input	D	Two-wire serial bus, clock.	
E2	INCLK	Input	D	Sensor input clock	
E3	VDDIO	Power	D	I/O Power supply:1.8V	
E4	PLLVSS	Ground	D	Ground for PLL	
E5	MDP1	Output	D	MIPI data <1> (+).	
E6	MCN	Output	D	MIPI clock (-)	
E7	MDP0	Output	D	MIPI data <0> (+).	
E8	DVDD12	Power	D	Digital power supply:1.2V	
E9	VDDIO	Power	D	I/O Power supply:1.8V	




# 3.2 Package Specification


Figure 4: Mechanical Drawing View( µ m)



### Top View(Bumps Down)



### Back View(Bumps Up)



**Side View** 



Table 7: Package Specifications

Description	symbol	Nominal	Min	Max	
Description	Syllibol	Millimeters			
Package Body Dimension X	Α	6.9840	6.9590	7.0090	
Package Body Dimension Y	В	4.2820	4.2570	4.3070	
Package Height	С	0.6550	0.6000	0.7100	
Ball Height	C1	0.1500	0.1200	0.1800	
Glass Thickness	C2	0.3000	0.2900	0.3100	
Package Body Thickness	C3	0.5050	0.4700	0.5400	
Thickness from top glass surface to wafer	C4	0.3450	0.3300	0.3600	
Ball Diameter	D	0.3000	0.2700	0.3300	
Total Ball Count	Ν	43(8NC)			
Ball Count X axis	N1	9			
Ball Count Y axis	N2	5			
Pins pitch X axis	J1	0.6600	0.6500	0.6700	
Pins pitch Y axis	J2	0.7500	0.7400	0.7600	
BGA ball center to package center offset in X-direction	X	-0.028015	-0.053015	-0.003015	
BGA ball center to package center offset in Y-direction	Y	0.102620	0.077620	0.127620	
BGA ball center to chip center offset in X-direction	X1	-0.028015	-0.053015	-0.003015	
BGA ball center to chip center offset in Y-direction	Y1	0.102620	0.077620	0.127620	
Edge to Pin Center Distance along X1	S1	0.880015	0.850015	0.910015	
Edge to Pin Center Distance along Y1	S2	0.538380	0.508380	0.568380	
Edge to Pin Center Distance along X2	S3	0.823985	0.793985	0.853985	
Edge to Pin Center Distance along Y2	S4	0.743620	0.713620	0.773620	

Note: The package center, optical center, and BGA center of the chip are not coincident. If setting the package center as the origin  $(0,\,0)$ , the BGA center coordinate is (-28.015, 102.62), the optical center coordinate is (-39.2, -82.4), with  $\mu m$  unit



# 4. Optical Specifications

### 4.1 Readout Position

GC4023 default status is readout from the lower left corner with pin A1 located in the upper left corner. The image is inverted vertically and horizontally by the lens, so proper image output results when Pin A1 is located in the upper left corner.

Horizontal Mirror and Vertical Flip

Vertical Flip

Figure 5: Readout Position

Readout direction can be set by the registers.

Table 8: Mirror and Flip Information

Function	Register Address	Register Value	First Pixel
Normal	0x022c[1:0]	00	R
Horizontal mirror	0x022c[1:0]	01	Gr
Vertical Flip	0x022c[1:0]	10	Gb
Horizontal Mirror and Vertical Flip	0x022c[1:0]	11	В



# 4.2 Pixel Array

Pixel array is covered by Bayer pattern color filters. The primary color GR/BG array is arranged in line-alternating way.

If no flip in column, column is read out from 0 to 2559. If flip in column, column is read out from 2559 to 0.

If no flip in row, row is read out from 0 to 1439. If flip in row, row is read out from 1439 to 0.

light shielded dummy pixels:20 pixels

dummy pixels:4 pixels

Active pixel 2560(H) X 1440(V)

Active pixel 2560(H) X 1440(V)

Effective pixel 2560(H) X 1440(V)

Figure 6: Pixel Array



# 4.3 Lens Chief Ray Angle (CRA)

Figure 7 CRA Information




Table 9: CRA Information

Image Heigh (%)	Image Height (mm)	CRA (degree)
00	0.000	0
10	0.338	1
20	0.676	2
30	1.013	3
40	1.351	4
50	1.689	5
60	2.027	6
70	2.364	7
80	2.702	8
90	3.040	9
100	3.378	10



# 4.4 QE Spectral Characteristics

The optical spectrum of QE is below:




Figure 8 QE curve



### 5. Two-wire Serial Bus Communication

GC4023 Device Address:

Table 10: Device ID

ID_SEL	Slave address write mode	Slave address read mode
0(default)	0x52	0x53
1	0x42	0x43


**NOTE:** When IDSEL0/IDSEL1 is "High", it means connect to IOVDD. When IDSEL0/IDSEL1 is "Low", you should connect it to DGND.

#### 5.1 Protocol

The host must perform the role of a communications master and GC4023 acts as either a slave receiver or transmitter. The master must do:

- ♦ Generate the Start(S)/Stop(P) condition
- Provide the serial clock on SBCL

Figure 9: Write operate (2 bytes address –1byte data format)





Register High Bit Sensor write address 15 SBDA MSB SBCL ACK Stop Register Low Bit SBDA MSB SBCL Start Read data from register SBDA MSB MSB SBCL

Figure 10: Read Operate (2 bytes address –1byte data format)

# 5.2 Serial Bus Timing

**SBDA** 

SBCL

s

thd, sta thd, dat thigh tsu; sta tsu; sta

sr


Figure 11: Serial Bus Timing



Parameter	Symbol	Min	Тур.	Max	Unit
SBCL clock frequency	F <sub>scl</sub>	0	I	400	KHz
Bus free time between a stop and a start	t <sub>buf</sub>	1.3	-		μS
Hold time for a repeated start	t <sub>hd;sta</sub>	0.6			μS
LOW period of SBCL	t <sub>low</sub>	1.3			μS
HIGH period of SBCL	thigh	0.6			μS
Set-up time for a repeated start	t <sub>su;sta</sub>	600	-		ns



Data hold time	<b>t</b> hd;dat	0	-	900	ns
Data Set-up time	t <sub>su;dat</sub>	100	I		ns
Rise time of SBCL, SBDA	tr		1	300	ns
Fall time of SBCL, SBDA	t <sub>f</sub>		-	300	ns
Set-up time for a stop	t <sub>su;sto</sub>	0.6			μs
Capacitive load of bus line (SBCL, SBDA)	Сь			100	pf






# 6. MIPI Timing

## 6.1 Clock Lane Low-power

Figure 12: MIPI Clock Lane Time




#### Notice:

- Clock must be reliable during high speed transmission and mode-switching.
- ◆ Clock can go to LP only if data lanes are in LP (and nothing relies on it).
- In Low-Power data lanes are conceptually asynchronous (independent of the high speed clock).
  - TCLK HS PREPARE: setting by Register 0x0122
  - TCLK ZERO: setting by Register 0x0123
  - TCLK PRE: setting by Register 0x0124
  - TCLK\_POST: setting by Register 0x0125
  - TCLK\_TRAIL: setting by Register 0x0126



#### 6.2 Data Burst

Figure 13: MIPI Data Lane Time



#### Notice:

- ◆ Clock keeps running and samples data lanes (except for lanes in LPS).
- Unambiguous leader and trailer sequences required to distill real bits.
- Trailer is removed inside PHY (a few bytes).
- ◆ Time-out to ignore line values during line state transition.
  - TLPX: setting by Register 0x0121
  - Ths\_prepare: setting by Register 0x0129
  - THS\_ZERO: setting by Register 0x012a
  - T<sub>HS TRAIL</sub>: setting by Register 0x012b
  - T<sub>HS</sub> EXIT: setting by Register 0x0127



# 7. Function Description

# 7.1 Operation Mode

Figure 14: Operation Mode




Table 12: Operate State

Power state	Description	Activate
Power off	Power supplies are turned off	None
Hardware standby	No communication with sensor, low level on XSHUTDOWN	XSHUTDOWN low
Software standby	Two- wire serial communication with sensor is possible, pll is ready for fast return to streaming mode	Stream mode off PLL disable XSHUTDOWN high
Streaming	Sensor is fully powered and streaming image data on the MIPI CSI-2 bus	All Pad Enabled



# 7.2 Power on Sequence

Hardware Power Off State Software Standby Streaming (Active) Standby IOVDD(1.8V) IOVDD/DVD12/AVDD28 may be powered on in any order.
The suggested sequence is IOVDD power on first ,then DVDD12, and AVDD28 last DVDD(1.2V) AVDD(2.8V) XSHUTDOWN XCLK XCLK (Gated) r be free running or gated , the require e active for t5 prior to the first I2C trans ent is tha XCLK must b SBDA SBCL LP11(1.2V) Hi-z MCP(N)CLK XXXXXXXXXXX LP11(1.2V) MDP(N)DATA XXX HS0/1 (0.1~0.3V)

Figure 15: Power on Timing

Table 13: Power on Timing

Parameter	Description	Min.	Max.	Unit
t0 t1 t2	IOVDD/DVDD12/AVDD28 may rise in any order. The rising separation can vary from 0μs to indefinite.	0	-	μs
t3	From power on to XSHUTDOWN pull high	0	-	μs
t4	XSHUTDOWN rising to first I2C transaction	50	-	μs
t5	Minimum No. of XCLK cycles prior to the first I2C transaction	1200	-	XCLK

**Note:** 1. IOVDD/DVDD12/AVDD28 may rise in any order.

- 2. The suggested sequence is IOVDD powered on first, then DVDD12, and AVDD28 last.
- 3. Register should be reloaded before works.



# 7.3 Power off Sequence

Figure 16: Power off Timing




Table 14: Power off Timing

Parameter	Description	Min.	Max.	Unit
t0	IOVDD/DVDD12/AVDD28 may fall in any			
t1	order. The fall separation can Vary from 0μs	0	-	μS
t2	to indefinite.			
t3	From XSHUTDOWN pull down to power off	0		μS
t4	Enter Software Standby command – Device in Software Standby mode	0	-	μS
t5	Minimum number of XCLK cycles after the	2000		XCLK



last transaction or MIPI frame end code.		

Note:

- 1. IOVDD/DVDD12/AVDD28 may fall in any order. The suggested sequence is AVDD first, the DVDD12, and IOVDD powered off last.
- 2. If the sensor's power cannot be cut off, please keep power supply, then set XSHUTDOWN pin low. It will make sensor standby.
- 3. If the standby sequence needs to be modified, please contact FAE of *Galaxycore Inc.*

#### 7.4 Black Level Calibration

Black level is caused by pixel characteristics and analog channel offset, which makes poor image quality in dark condition and color balance, to reduce these, sensor automatically calibrates the black level every frame with light shield pixel array.

### 7.5 Integration Time

The integration time is controlled by the shutter time registers. When you want to set an exposure value that is bigger than the current frame length value, you should first set a new frame length and make sure that it's bigger than the exposure value you'd like to set.

Table 15: Shutter Time Register

Addr.	Register name	Description
0x0202	Shutter time	[5:0] shutter time[13:8]
0x0203	Shutter time	[7:0] shutter time[7:0]



# 7.6 Windowing

GC4023 has a rectangular pixel array 2560 x 1440, it can be windowed by output size control, the output image windowing can be used to adjust output size, and it will affect field angle.




Figure 17: Windowing Mode

Table 16: Window Set Register

Addr.	Register name	Description
0x034a	win hoight	[2:0] win_height[10:8]
0x034b	win_height	[7:0] win_height[7:0]
0x0348	wip width	[3:0] win_width[11:8]
0x0349	win_width	[7:0] win_width[7:0]
0x0346	D 1 1	[2:0] row_start[10:8]
0x0347	Row start	[7:0] row_start [7:0]
0x060c	Col start	[7:0] col_start_left[7:0]
0x070c	COI Stait	[7:0] col_start_right[7:0]



Addr.	Register name	Description
0x009a	out win v4	[3:0] out_win_x1[11:8]
0x009b	out_win_x1	[7:0] out_win_x1[7:0]
0x0098	out win v4	[2:0] out_win_y1[10:8]
0x0099	out_win_y1	[7:0] out_win_y1[7:0]
0x0094	out win width	[3:0] out_win_width[11:8]
0x0095	out_win_width	[7:0] out_win_width[7:0]
0x0096	out win hoight	[3:0] out_win_height[11:8]
0x0097	out_win_height	[7:0] out_win_height[7:0]

Table 17: Out Window Set Register

# 7.7 Frame Sync Mode

GC4023 can support hardware frame sync for dual camera application. It can be set both master and slave sensor. When use this mode, the two sensor's FSYNC pin must connect to each other.

Image Data Frame

HB

VB

Line length

Figure 18: Frame Sync Configuration

#### **Master Mode:**

When GC4023 operates as a master device, it controls vertical synchronous timings and outputs synchronous signal called Vsync signal or Fsync signal from the FSYNC pin.

#### **Slave Mode:**

GC4023 can be worked as a slave and automatically synchronized within



a certain VSYNC time period. It is important to control two image sensors' rolling shutters with the same timing.

# 7.8 Binning Mode

GC4023 has Binning mode which support a lower resolution output with high frame rate. The row or col can be independent controlled. However, only the row binning can increase frame rate.

Table 18: Binning mode Register

Addr.	Register name	Description	
0x0218	Row Binning	[4] Row Binning enable	
0x0077	Col Binning	[3] Col Binning enable	

#### 7.9 Frame Structure

Frame structure is controlled by line length, frame length, window height, window width.

#### Frame length control:

Frame length is controlled by window height, minimum VB and shutter time.

- ◆ Frame length depend shutter time.
  - Minimum frame length = window height + 52 +VB (VB\_min = 0)
  - If shutter time < minimum frame length: Actual frame length = minimum frame length</p>
- If shutter time > minimum frame length: Actual frame length = shutter time
   + 8 (recommended).

Table 19: Frame Length Register

Addr.	Register name	Description
0x0340	Frame length	[5:0] frame length[13:8]
0x0341	Frame length	[7:0] frame length[7:0]
0x029d	Minimum VB	[7:0] min_vb[7:0]



### Line length control:

Line length control for internal set, and not recommended to be modified.

Table 20: Line Length Register


Addr.	Register name	Description
0x0342	l inc longth	[7:0] Line length[15:8]
0x0343	Line length	[7:0] Line length[7:0]

#### Blank time control:

Line blank time is controlled by line length.

Frame blank time = frame length – out window height

Figure 19: Frame Structure





# 8. Register List

### System Register:

Address	Name	Default	R/W	Description
0x03f0	Sensor_ID_HIGH	0x40	RO	Sensor_ID
0x03f1	Sensor_ID_LOW	0x23	RO	Sensor_ID

### Analog & CISCTL:

Add	dress	Name	Default	R/W	Description
0x0	0202	Exposure[13:8]	0x00	RW	[5:0] Exposure[13:8]
0x0	0203	Exposure[7:0]	0x10	RW	[7:0] Exposure[7:0]
0x0	0342	CISCTL_hb[15:8]	0x07	RW	[7:0] CISCTL_hb[15:8]
0x0	0343	CISCTL_hb[7:0]	0x80	RW	[7:0] CISCTL_hb[7:0]
0x0	0346	CISCTL_row_start[10:8]	0x00	RW	[2:0] CISCTL_row_start[10:8]
0x0	0347	CISCTL_row_start[7:0]	0x02	RW	[7:0] CISCTL_row_start[7:0]
0x0	060c	CISCTL_col_start [10:8]	0x00	RW	[2:0] CISCTL_col_start [10:8]
0x0	070c	CISCTL_col_start [7:0]	0x00	RW	[7:0] CISCTL_col_start [7:0]
0x0	)34a	CISCTL_win_height[10:8]	0x05	RW	[2:0] CISCTL_win_height[10:8]
0x0	)34b	CISCTL_win_height[7:0]	0x18	RW	[7:0] CISCTL_win_height[7:0]
0x0	0348	CISCTL_win_width[11:8]	0x09	RW	[3:0] CISCTL_win_width[11:8]
0x0	0349	CISCTL_win_width[7:0]	0x0c	RW	[7:0] CISCTL_win_width[7:0]
0x0	0340	Framelength[13:8]	0x07	RW	[5:0] Framelength_high[13:8]
0x0	0341	Framelength[7:0]	0x0d	RW	[7:0] Framelength_low[7:0]
0x0	)29d	min_vb[7:0]	0x10	RW	
0x0	0213	CISCTL_vs_st	0x18	RW	vs_st
0x0	0214	CISCTL_vs_et	0x04	RW	vs_et
CSI	I/PH\	<b>/1.0</b>			
		M	D . C II	D 447	Б

Address	Name	Default	R/W	Description
0x0100	Lane_Ena ULP_Ena Line_sync_mode MIPI_Ena	0x20	RW	[3] Lane_Ena [2] ULP_Ena [1] Line_sync_mode [0] MIPI_Ena
0x0180	DPHY_analog_mode1	0x06	RW	[6] mipi_en [5:4] disable_set [3:0] mipi_diff



		1		
0x0181	DPHY_analog_mode2	0x00	RW	<ul><li>[3] dphy_data1_en</li><li>[2] dphy_data0_en</li><li>[1] data1delay1s</li><li>[0] data0delay1s</li></ul>
0x0182	DPHY_analog_mode3	0x00	RW	[3:2] data1lp_drv_10 [1:0] data0lp_drv_10
0x0183	DPHY_analog_mode4	0x05	RW	[3:2] data1ctr [1:0] data0ctr
0x0184	DPHY_analog_mode5	0x05	RW	[3:2] dat1hs_ph [1:0] dat0hs_ph
0x0185	DPHY_analog_mode6	0x00	RW	[0] dphy_clk_en
0x0186	DPHY_analog_mode7	0x53	RW	[7:6] clkctr [5:4] clkhs_ph [3:2] clklp_drv_10 [1] clklane_p2s_sel NA clkp2s_en [0] clkdelay1s
0x0111	LDI_set	0x2b	RW	[7:0] LDI_set [7:6] vc_id [5:4] data type raw10/8
0x010e	LWC_set[15:8]	0x0b	RW	[7:0] LWC_set_1
0x010d	LWC_set[7:0]	0x40	RW	[7:0] LWC_set_2
0x0114	SYNC_set	0xb8	RW	[7:0] SYNC_set
0x0115	DPHY_mode	0x10	RW	<ul><li>[6] mipi para invar when div2</li><li>[5] DATA lane gate</li><li>[4] all_lane_open_mode</li><li>[3:2] switch_msb_mode</li><li>[1:0] clklane_mode</li></ul>
0x0116	LP_set	0x29	RW	[7:6] hi-z [5:4] use define
0x0120	T_init_set	0x80	RW	[7:0] T_init_set
0x0121	T_LPX_set	0x10	RW	[7:0] T_LPX_set
0x0122	T_CLK_HS_PREPARE_set	0x05	RW	[7:0] T_CLK_HS_PREPARE_set
0x0123	T_CLK_zero_set	0x20	RW	[7:0] T_CLK_zero_set
0x0124	T_CLK_PRE_set	0x02	RW	[7:0] T_CLK_PRE_set
0x0125	T_CLK_POST_set	0x20	RW	[7:0] T_CLK_POST_set
0x0126	T_CLK_TRAIL_set	80x0	RW	[7:0] T_CLK_TRAIL_set
0x0127	T_HS_exit_set	0x10	RW	[7:0] T_HS_exit_set
0x0128	T_wakeup_set	0xa0	RW	[7:0] T_wakeup_set
0x0129	T_HS_PREPARE_set	0x06	RW	[7:0] T_HS_PREPARE_set
0x012a	T_HS_Zero_set	0x0a	RW	[7:0] T_HS_Zero_set
0x012b	T_HS_TRAIL_set	80x0	RW	[7:0] T_HS_TRAIL_set



### OUT

Address	Name	Default	R/W	Description
0x008c	Test image	0x10	RW	[2] input test image
0x0098	out_win_y1[10:8]	0x00	RW	[7:3]NA [2:0] out_win_y1
0x0099	out_win_y1[7:0]	0x00	RW	Out_win_y1
0x009a	out_win_x1[11:8]	0x00	RW	[7:4]NA [3:0]out_win_x1
0x009b	Out_win_x1[7:0]	0x00	RW	out_win_x1
0x0096	Out_win_height[11:8]	0x06	RW	[7:4]NA [3:0] out_win_helght[11:8]
0x0097	Out_win_height[7:0]	0x82	RW	out_win_helght[7:0]
0x0094	Out_win_width[11:8]	0x0b	RW	[7:4]NA [3:0]out_win_width[11:8]
0x0095	Out_win_width[7:0]	0x90	RW	Out_win_width[7:0] must be 8X when raw10
0x009c	Win_mode[0]	0x01	RW	Win_mode
0x008e	Out_win_offset	0x05	RW	[7:4]NA [3:0] Out_win_offset for auto_updown[3:2] out_offset_y1=2 for auto_mirror[1:0] out_offset_x1=2

### **OB OFFSET**

Address	Name	Default	R/W	Description
0x0060	WB_offset	0x40	RW	WB_offset

# Gain

Address	Name	Default	R/W	Description
0x0064	auto_pregain[9:6]	0x01	RW	[3:0] Auto_pregain[9:6]
0x0065	auto_pregain[5:0]	0x00	RW	[7:2] Auto_pregain[5:0]
0x0614	Analog_PGA_gain[7:0]	0x00	RW	[7:0] analog_gain[7:0]
0x0615	Analog_PGA_gain[11:8]	0x00	RW	[3:0] Analog_gain[11:8]
0x0218	Analog_PGA_gain[12]	0x00	RW	[5] analog_gain[12]
0x00b8	Col_gain[11:6]	0x00	RW	[5:0]col_gain[11:6]
0x00b9	Col_gain[5:0]	0x00	RW	[5:0]col_gain[5:0]