

1/3-Inch CMOS Digital Image Sensor

AR0330 Data Sheet, Rev. R

For the latest data sheet, refer to Aptina's Web site: www.aptina.com

Features

- 2.2µm pixel with AptinaTM A-PixTM technology
- Full HD support at 60 fps (2304H x 1296V) for maximum video performance
- Superior low-light performance
- 3.4Mp (3:2) and 3.15Mp (4:3)still images
- Support for external mechanical shutter
- Support for external LED or Xenon flash
- Data interfaces: four-lane serial high-speed pixel interface (HiSPiTM) differential signaling (SLVS), four-lane serial MIPI interface, or parallel.
- On-chip phase-locked loop (PLL) oscillator
- Simple two-wire serial interface
- Auto black level calibration
- 12-to-10 bit output A-Law compression
- Slave mode for precise frame-rate control and for synchronizing two sensors

Applications

- 1080p high-definition digital video camcorder
- Web cameras and video conferencing cameras
- Security

General Description

Aptina's AR0330 is a 1/3-inch CMOS digital image sensor with an active-pixel array of 2304Hx1536V. It can support 3.15 megapixel (2048H x 1536V) digital still image capture and a 1080p60+20%EIS (2304H x 1296V) digital video mode. It incorporates sophisticated onchip camera functions such as windowing, mirroring, column and row subsampling modes, and snapshot modes.

Ordering Information

Table 1: Available Part Numbers

Part Number	Description
AR0330CM1C00SHAA0	48pin CLCC (HiSPi/MIPI) 0° CRA
AR0330CM1C12SHAA0	48pin CLCC (HiSPi/MIPI) 12° CRA
AR0330CM1C12SHKA0	CSP (HiSPi/MIPI) 12° CRA
AR0330CM1C21SHKA0	CSP (HiSPi/MIPI) 21° CRA
AR0330CM1C25SHKA0	CSP (HiSPi/MIPI) 25° CRA

Table 1: Available Part Numbers (continued)

Part Number	Description
AR0330CM1C00SUD20	Bare Die (HiSPi/MIPI/Parallel) 0°CRA
AR0330CM1C12SUD20	Bare Die (HiSPi/MIPI/Parallel) 12°CRA
AR0330CM1C21SUD20	Bare Die (HiSPi/MIPI/Parallel) 21°CRA
AR0330CM1C25SUD20	Bare Die (HiSPi/MIPI/Parallel) 25°CRA

Table 2: Key Parameters

Parameter		Typical Value		
Optical format		1/3-inch (6.0 mm) Entire Array: 6.09mm Still Image: 5.63mm (4:3) HD Image: 5.82mm (16:9)		
Active pixels		2304(H) x 1536(V): (entire array): 5.07mm(H) x 3.38mm(V) 2048(H) x 1536(V) (4:3, still mode) 2304(H) x 1296(V) (16:9, sHD mode)		
Pixel size	2	2.2um x 2.2um		
Color filter array		RGB Bayer		
Shutter t	ype	ERS and GRR		
Input clo	ck range	6 – 27 MHz		
Output	lock maximum	196 Mp/s (4-lane HiSPi or MIPI)		
Output 4-lane HiSPi Video		2304x1296 at 60 fps < 450 mW (Vcm 0.2V, 198MP/s) 2304x1296 at 30 fps < 300 mW (VcM 0.2V, 98MP/s)		
Responsi	vity	2.0 V/lux-sec		
SNR _{MAX}		39 dB		
Dynamic	range	69.5 dB		

AR0330_DS - Rev. R Pub. 9/13 EN Corporation All rights reserved



Table 2: Key Parameters (continued)

Parameter		Typical Value	
11		1.7–1.9V (1.8V nominal) or 2.4–3.1V (2.8V nominal)	
	Digital	1.7–1.9V (1.8 V nominal)	
	Analog	2.7-2.9V	
	HiSPi PHY	1.7–1.9V (1.8V nominal)	
HiSPi I/O (SLVS)		0.3-0.9V (0.4 or 0.8V nominal)	
	HiSPi I/O (HiVCM)	1.7–1.9V (1.8V nominal)	
Operating temperature (junction) -T _J		−30°C to + 70° C	
Package options		11.4 mm x 11.4mm CLCC	
		6.28 mm x 6.65 mm CSP	
		Bare die	



Table of Contents

Features	
Applications	1
General Description	1
Ordering Information	1
General Description	7
Functional Overview	7
Working Modes	8
HiSPi Power Supply Connections	12
Pin Descriptions	
Sensor Initialization	
Power-Up Sequence	
Power-Down Sequence	
Electrical Characteristics	
HiSPi Transmitter	
SLVS Electrical Specifications	
HiVCM Electrical Specifications	
Electrical Definitions	
Timing Definitions	
Transmitter Eye Mask	
Clock Signal	
Sequencer	
Sensor PLL	
VCO	
Dual Readout Paths	
Parallel PLL Configuration	
Serial PLL Configuration	
Pixel Output Interfaces	
Parallel Interface	
Output Enable Control	
Configuration of the Pixel Data Interface	
High Speed Serial Pixel Data Interface	
HiSPi Physical Layer	
DLL Timing Adjustment	
HiSPi Streaming Mode Protocol Layer	
MIPI Interface	
Serial Configuration	
Pixel Sensitivity	
Gain Stages	
Data Pedestal	
Sensor Readout	
Image Acquisition Modes	
Window Control	
Readout Modes	
Horizontal Mirror	
Vertical Flip	
Subsampling	
Sensor Frame Rate	
Row Period (T _{ROW})	
Row Periods Per Frame	
Slave Mode	
Frame Readout	



Changing Sensor Modes	
Register Changes	
Real-Time Context Switching	
Compression	60
Test Patterns	60
Solid Color	60
Vertical Color Bars	60
Walking 1s	61
Two-Wire Serial Register Interface	61
Protocol	61
Start Condition	61
Stop Condition	61
Data Transfer	61
Slave Address/Data Direction Byte	62
Message Byte	62
Acknowledge Bit	62
No-Acknowledge Bit	62
Typical Sequence	62
Single READ From Random Location	63
Single READ From Current Location	63
Sequential READ, Start From Random Location	64
Sequential READ, Start From Current Location	64
Single WRITE to Random Location	
Sequential WRITE, Start at Random Location	65
Spectral Characteristics	66
Read the Sensor CRA	69
Packages	
CLČC Package	70
CSP Packages	
Package Orientation in Camera Design	73
Revision History	



List of Figures

Figure 1:	Block Diagram	7
Figure 2:	Typical Configuration: Serial Four-Lane HiSPi Interface	
Figure 3:	Typical Configuration: Serial MIPI	.10
Figure 4:	Typical Configuration: Parallel Pixel Data Interface	.11
Figure 5:	CLCC Package Pin Descriptions	.15
Figure 6:	Power Up	
Figure 7:	Power Down	.18
Figure 8:	Two-Wire Serial Interface Timing Parameters	.21
Figure 9:	I/O Timing Diagram	.21
Figure 10:	Single-Ended and Differential Signals	.28
Figure 11:	DC Test Circuit	.28
Figure 12:	Clock-to-Data Skew Timing Diagram	.29
Figure 13:	Differential Skew	
Figure 14:	Transmitter Eye Mask	.30
Figure 15:	Clock Duty Cycle	.31
Figure 16:	Clock Jitter	.31
Figure 17:	Relationship Between Readout Clock and Peak Pixel Rate	
Figure 18:	Sensor Dual Readout Paths	
Figure 19:	PLL for the Parallel Interface	
Figure 20:	PLL for the Serial Interface	.35
Figure 21:	HiSPi Transmitter and Receiver Interface Block Diagram	
Figure 22:	Timing Diagram	.39
Figure 23:	Block Diagram of DLL Timing Adjustment	.39
Figure 24:	Delaying the clock_lane with Respect to data_lane	
Figure 25:	Delaying data_lane with Respect to the clock_lane	
Figure 26:	Integration Control in ERS Readout	.42
Figure 27:	Example of 8.33ms Integration in 16.6ms Frame	
Figure 28:	Row Read and Row Reset Showing Fine Integration	.43
Figure 29:	The Row Integration Time is Greater Than the Frame Readout Time	.44
Figure 30:	Gain Stages in AR0330 Sensor	.45
Figure 31:	Effect of Horizontal Mirror on Readout Order	
Figure 32:	Effect of Vertical Flip on Readout Order	
Figure 33:	Horizontal Binning in the AR0330 Sensor	
Figure 34:	Vertical Row Binning in the AR0330 Sensor	
Figure 35:	Frame Period Measured in Clocks	
Figure 36:	Slave Mode Active State and Vertical Blanking	
Figure 37:	Slave Mode Example with Equal Integration and Frame Readout Periods	
Figure 38:	Slave Mode Example Where the Integration Period is Half of the Frame Readout Period	
Figure 39:	Example of the Sensor Output of a 2304 x 1296 Frame at 60 fps	
Figure 40:	Example of the Sensor Output of a 2304 x1296 Frame at 30 fps	
Figure 41:	Example of Changing the Sensor from Context A to Context B	
Figure 42:	Single READ From Random Location	
Figure 43:	Single READ From Current Location	.63
Figure 44:	Sequential READ, Start From Random Location	
Figure 45:	Sequential READ, Start From Current Location	
Figure 46:	Single WRITE to Random Location	.04
Figure 47:	Sequential WRITE, Start at Random Location	
Figure 48:	Bare Die Quantum Efficiency	
Figure 49:	CLCC Package	
Figure 50: Figure 51:	CSP HiSPi Package	
Figure 51: Figure 52:	First Clear Pixel and Pin Location	.73



List of Tables

Table 1:	Available Part Numbers	1
Table 2:	Key Parameters	1
Table 3:	Available Aspect Ratios in the AR0330 Sensor	8
Table 4:	Available Working Modes in the AR0330 Sensor	8
Table 5:	CLCC Package Pinout	13
Table 6:	CSP (HiSPi/MIPI) Package Pinout	14
Table 7:	Power-Up Sequence	17
Table 8:	Power-Down Sequence	
Table 9:	DC Electrical Definitions and Characteristics (MIPI Mode)	
Table 10:	DC Electrical Definitions and Characteristics (HiSPi Mode)	
Table 11:	Absolute Maximum Ratings	
Table 12:	Two-Wire Serial Interface Electrical Characteristics	20
Table 13:	Two-Wire Serial Interface Timing Specifications	
Table 14:	I/O Parameters	
Table 15:	I/O Timing	22
Table 16:	Parallel I/O Rise Slew Rate	23
Table 17:	Power Supply and Operating Temperature	
Table 18:	SLVS Electrical DC Specification	24
Table 19:	SLVS Electrical Timing Specification	
Table 20:	HiVCM Power Supply and Operating Temperatures	25
Table 21:	HiVCM Electrical Voltage and Impedance Specification	
Table 22:	HiVCM Electrical AC Specification	
Table 23:	HiVCM Electrical AC Specification	32
Table 24:	PLL Parameters for the Parallel Interface	
Table 25:	Example PLL Configuration for the Parallel Interface	
Table 26:	PLL Parameters for the Serial Interface	36
Table 27:	Example PLL Configurations for the Serial Interface	
Table 28:	Output Enable Control	
Table 29:	Configuration of the Pixel Data Interface	
Table 30:	Recommended MIPI Timing Configuration	
Table 31:	Recommended Sensor Analog Gain Tables	
Table 32:	Pixel Column Configuration	
Table 33:	Pixel Row Configuration	
Table 34:	Configuration for Horizontal Subsampling	
Table 35:	Configuration for Vertical Subsampling	
Table 36:	Minimum Vertical Blanking Configuration	
Table 37:	Serial SYNC Codes Included with Each Protocol Included with the AR0330 Sensor	
Table 38:	List of Configurable Registers for Context A and Context B	
Table 39:	A-Law Compression Table for 12-10 bits.	
Table 40:	Test Pattern Modes.	
Table 41:	Chief Ray Angle (CRA) 12 °	67
Table 42:	Chief Ray Angle (CRA) 21 °	
Table 43:	Chief Ray Angle (CRA) 25 °	
Table 44:	CRA Value	69
Table 45.	CSP (MIPI/HiSPi) Package Dimensions	72

6




General Description

The AR0330 can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a 2304 x 1296 image at 60 frames per second (fps). The sensor outputs 10- or 12-bit raw data, using either the parallel or serial (HiSPi, MIPI) output ports.

Functional Overview

The AR0330 is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can generate all internal clocks from a single master input clock running between 6 and 27 MHz. The maximum output pixel rate is 196 Mp/s using a 4-lane HiSPi or MIPI serial interface and 98 Mp/s using the parallel interface. Figure 1 shows a block diagram of the sensor.

Figure 1: Block Diagram



User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 3.4Mp active- pixel sensor array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and reading that row, the pixels in the row integrate incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been read, the signal from the column is amplified in a column amplifier and then digitized in an analog-to-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain).



Working Modes

The AR0330 sensor working modes are specified from the following aspect ratios:

Table 3: Available Aspect Ratios in the AR0330 Sensor

	Aspect Ratio	Sensor Array Usage
3:2	Still Format #1	2256 (H) x 1504 (V)
4:3	Still Format #2	2048(H) x 1536 (V)
16:10	Still Format #3	2256 (H) x 1440(V)
16:9	HD Format	2304 (H) x 1296 (V)


The AR0330 supports the following working modes. To operate the sensor at full speed (196 Mp/s) the sensor must use the 4-lane HiSPi or MIPI interface. The sensor will operate at half-speed (98 Mp/s) when using the parallel interface.

Table 4: Available Working Modes in the AR0330 Sensor

Mode	Aspect Ratio	Active Readout Window	Sensor Output Resolution	FPS (4-Lane MIPI/ HiSPi Interface)	FPS (Parallel Interface)	Sub- sampling	FOV
1080p + EIS	16:9	2304 x 1296	2304 x 1296	60	n/a	-	100%
				30	30	-	100%
3M Still	4:3	2048 x 1536	2048 x 1536	30	25	-	100%
	3:2	2256 x 1504	2256 x 1504	30	25	-	100%
WVGA + EIS	16:9	2304 x 1296	1152 x 648	60	60	2x2	100%
WVGA + EIS	16:9	2304 x 1296	1152 x 648	120	N/A	2x2	100%
Slow-motion							
VGA Video	16:10	2256 x 1440	752 x 480	60	60	3x3	96%
VGA Video	16:10	2256 x 1440	752 x 480	215	107	3x3	96%
Slow-motion							



Figure 2: Typical Configuration: Serial Four-Lane HiSPi Interface




- Notes: 1. All power supplies must be adequately decoupled. Aptina recommends having 1.0μF and 0.1μF decoupling capacitors for every power supply. If space is a concern, then priority must be given in the following order: VAA, VAA_PIX, VDD_PLL, VDD_IO, and VDD. Actual values and results may vary depending on layout and design considerations.
 - 2. To allow for space constraints, Aptina recommends having $0.1\mu F$ decoupling capacitor inside the module as close to the pads as possible. In addition, place a $10\mu F$ capacitor for each supply off-module but close to each supply.
 - 3. Aptina recommends a resistor value of 1.5k Ω , but a greater value may be used for slower two-wire speed.
 - 4. The pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
 - 5. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
 - 6. TEST pin should be tied to DGND.
 - 7. Set High_VCM (R0x306E[9]) to 0 (default) to use the VDD_HiSPi_TX in the range of 0.4 0.8V. Set High_VCM to 1 to use a range of 1.7 1.9V.
 - 8. The package pins or die pads used for the MIPI data and clock as well as the parallel interface must be left floating.
 - 9. The VDD_MIPI package pin and sensor die pad should be connected to a 2.8V supply as VDD_MIPI is tied to the VDD_PLL supply both in the package routing and also within the sensor die itself.
 - 10. If the SHUTTER or FLASH pins or pads are not used, then they must be left floating.
 - 11. If the TRIGGER or OE BAR pins or pads are not used, then they should be tied to DGND.
 - 12. The GND SLVS pad must be tied to DGND. It is connected this way in the CLCC and CSP packages.

AR0330_DS - Rev. R Pub. 9/13 EN ©2010 Aptina Imaging Corporation. All rights reserved.



Figure 3: Typical Configuration: Serial MIPI




Notes:

- 1. All power supplies must be adequately decoupled. Aptina recommends having 1.0μF and 0.1μF decoupling capacitors for every power supply. If space is a concern, then priority must be given in the following order: VAA, VAA_PIX, VDD_PLL, VDD_MIPI, VDD_IO, and VDD. Actual values and results may vary depending on layout and design considerations.
- 2. To allow for space constraints, Aptina recommends having $0.1\mu F$ decoupling capacitor inside the module as close to the pads as possible. In addition, place a $10\mu F$ capacitor for each supply off-module but close to each supply.
- 3. Aptina recommends a resistor value of $1.5k\Omega$, but a greater value may be used for slower two-wire speed.
- 4. The pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
- 5. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 6. TEST pin must be tied to DGND for the MIPI configuration.
- 7. Aptina recommends that GND MIPI be tied to DGND.
- 8. VDD_MIPI is tied to VDD_PLL in both the CLCC and the CSP package. Aptina strongly recommends that VDD_MIPI must be connected to a VDD_PLL in a module design since VDD_PLL and VDD_MIPI are tied together in the die.
- 9. The package pins or die pads used for the HiSPi data and clock as well as the parallel interface must be left floating.
- 10. HiSPi Power Supplies (VDD_HiSPi and VDD_HiSPi_TX) can be tied to ground.
- 11. If the SHUTTER or FLASH pins or pads are not used, then they must be left floating.
- 12. If the TRIGGER or OE_BAR pins or pads are not used, then they should be tied to DGND.



Figure 4: Typical Configuration: Parallel Pixel Data Interface



Notes:

- 1. All power supplies must be adequately decoupled. Aptina recommends having 1.0μF and 0.1μF decoupling capacitors for every power supply. If space is a concern, then priority must be given in the following order: VAA, VAA_PIX, VDD_PLL, VDD_IO, and VDD. Actual values and results may vary depending on layout and design considerations.
- 2. To allow for space constraints, Aptina recommends having $0.1\mu F$ decoupling capacitor inside the module as close to the pads as possible. In addition, place a $10\mu F$ capacitor for each supply off-module but close to each supply.
- 3. Aptina recommends a resistor value of 1.5k Ω , but a greater value may be used for slower two-wire speed.
- 4. The pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
- 5. Aptina recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 6. TEST pin should be tied to the ground.
- 7. The data and clock package pins or die pads used for the HiSPi and MIPI interface must be left floating.
- 8. The VDD_MIPI package pin and sensor die pad should be connected to a 2.8V supply as it is tied to the VDD_PLL supply both in the package routing and also within the sensor die itself. HiSPi Power Supplies (VDD_HiSPi and VDD_HiSPi TX) can be tied to ground.
- 9. If the SHUTTER or FLASH pins or pads are not used, then they must be left floating.
- 10. If the TRIGGER or OE BAR pins or pads are not used, then they should be tied to DGND.



HiSPi Power Supply Connections

The HiSPi interface requires two power supplies. The VDD_HiSPi powers the digital logic while the VDD_HiSPi _TX powers the output drivers. The digital logic supply is a nominal 1.8V and ranges from 1.7 to 1.9V. The HiSPi drivers can receive a supply voltage of 0.4 to 0.8V or 1.7 to 1.9V.

The common mode voltage is derived as half of the VDD_HiSPi_TX supply. Two settings are available for the output common mode voltage:

- 1. SLVS mode. The VDD_HiSPi_Tx supply must be in the range of 0.4 to 0.8V and the high_vcm register bit R0x306E[9] must be set to "0". The output common mode voltage will be in the range of 0.2 to 0.4V.
- 2. HiVCM mode. The VDD_HiSPi_Tx supply must be in the range of 1.7 to 1.9V and the high_vcm register bit R0x306E[9] must be set to "1". The output common mode voltage will be in the range of 0.76 to 1.07V.

Two prior naming conventions have also been used with the VDD_HiSPi and VDD_HiSPi _TX pins:

- 1. Digital logic supply was named VDD_SLVS while the driver supply was named VDD_SLVS_TX.
- 2. Digital logic supply was named VDD_PHY while the driver supply was named VDD_SLVS.



Pin Descriptions

Table 5: CLCC Package Pinout

Name	Туре	Description	
		·	
RESET_BAR	Input	Asynchronous reset (active LOW). All settings are restored to factory default.	
EXTCLK	Input	Master input clock, range 6 -27 MHz Output enable (active LOW). Only available on bare die version.	
OE_BAR	Input	-	
TRIGGER	Input	Receives slave mode VD signal for frame rate synchronization and trigger to start a GRR frame.	
SADDR	Input	Two-wire serial address select.	
SCLK	Input	Two-wire serial clock input.	
Sdata	1/0	Two-wire serial data I/O.	
PIXCLK	Output	Pixel clock out. Dou⊤ is valid on rising edge of this clock.	
Dоит[11:0]	Output	Parallel pixel data output.	
FLASH	Output	Flash output. Synchronization pulse for external light source. Can be left floating if not used.	
FRAME_VALID	Output	Asserted when Dout data is valid.	
LINE_VALID	Output	Asserted when Dout data is valid.	
VDD	Power	Digital power.	
VDD_IO	Power	IO supply power.	
VDD_PLL	Power	PLL power supply. The MIPI power supply (VDD_MIPI) is tied to VDD_PLL in both packages.	
DGND	Power	Digital GND.	
VAA	Power	Analog power.	
VAA_PIX	Power	Pixel power.	
AGND	Power	Analog GND.	
TEST	Input	Enable manufacturing test modes. Tie to DGND for normal sensor operation.	
SHUTTER	Output	Control for external mechanical shutter. Can be left floating if not used.	
SLVS0_P	Output	HiSPi serial data, lane 0, differential P.	
SLVS0_N	Output	HiSPi serial data, lane 0, differential N.	
SLVS1 P	Output	HiSPi serial data, lane 1, differential P.	
SLVS1_N	Output	HiSPi serial data, lane 1, differential N.	
SLVS2_P	Output	HiSPi serial data, lane 2, differential P.	
SLVS2_N	Output	HiSPi serial data, lane 2, differential N.	
SLVS3_P	Output	HiSPi serial data, lane 3, differential P.	
SLVS3_N	Output	HiSPi serial data, lane 3, differential N.	
SLVSC P	Output	HiSPi serial DDR clock differential P.	
SLVSC_N	Output	HiSPi serial DDR clock differential N.	
DATA1_P	Output	MIPI serial data, lane 1, differential P	
DATA1_N	Output	MIPI serial data, lane 1, differential N	
DATA2_P	Output	MIPI serial data, lane 2, differential P	
DATA2_N	Output	MIPI serial data, lane 2, differential N	
DATA3_P	Output	MIPI serial data, lane 3, differential P	
DATA3_N	Output	MIPI serial data, lane 3, differential N	
DATA4_P	Output	MIPI serial data, Iane 4, differential P	
DATA4_N	Output	MIPI serial data, lane 4, differential N	
CLK P	Output	Output MIPI serial clock, differential P	
CLK_N	Output	Output MIPI serial clock, differential N	
VDD_HiSPi	Power	1.8V power port to HiSPi digital logic	
		0.4V-0.8V or 1.7V - 1.9V Refer to "HiSPi Power Supply Connections" on page 12.	
VDD_HiSPi_TX	Power	0.4v-0.6v of 1.7v - 1.9v kelet to Hispi Power Supply Connections on page 12.	



Table 5: CLCC Package Pinout (continued)

Name	Туре	Description
VAAHV_NPIX	Power	Power supply pin used to program the sensor OTPM (one-time programmable memory). This pin should be open if OTPM is not used.


Table 6: CSP (HiSPi/MIPI) Package Pinout

	1	2	3	4	5	6	7	8
Α	VAA	VAAHV_NPIX	AGND	AGND	VAA	VDD	TEST	DGND
В	DGND	NC	VAA_PIX	DGND	VDD_IO	TRIGGER	RESET_BAR	EXTCLK
С	VDD	SHUTTER	DGND	SLVSC_P	SLVS3_P	SLVS3_N	SLVS2_N	SLVS2_P
D	SADDR	Sclk	SDATA	FLASH	SLVSC_N	SLVS1_P	VDD_HiSPi_TX	VDD_HiSPi
E	VDD_IO	VDD_IO	CLK_N	CLK_P	DGND	SLVS1_N	SLVS0_N	SLVS0_P
F	DGND	VDD_IO	DGND	DGND	DATA4_P	DATA_N	DATA_P	VDD_PLL
G	VDD_IO	VDD	DGND	VDD_IO	DATA4_N	DATA3_N	DATA2_N	VDD
Н	DGND	VDD_IO	VDD_IO	DGND	VDD_PLL	DATA3_P	DATA2_P	VDD_PLL

Note: NC = No Connection.



Figure 5: CLCC Package Pin Descriptions



Note: Pins labeled NC (Not Connected) should be tied to ground




Sensor Initialization

Power-Up Sequence

The recommended power-up sequence for the AR0330CS is shown in Figure 6. The available power supplies (VDD_IO, VDD_PLL, VDD_MIPI, VAA, VAA_PIX) must have the separation specified below.

- 1. Turn on VDD PLL and VDD MIPI power supplies
- 2. After 100μs, turn on VAA and VAA_PIX power supply.
- 3. After 100µs, turn on VDD power supply.
- 4. After 100μs, turn on VDD_IO power supply.
- 5. After the last power supply is stable, enable EXTCLK.
- 6. Assert RESET BAR for at least 1ms.
- 7. Wait 150,000 EXTCLK periods (for internal initialization into software standby.
- 8. Write R0x3052 = 0xA114 to configure the internal register initialization process.
- 9. Write R0x304A = 0x0070 to start the internal register initialization process.
- 10. Wait 150,000 EXTCLK periods
- 11. Configure PLL, output, and image settings to desired values.
- 12. Wait 1ms for the PLL to lock.
- 13. Set streaming mode (R0x301A[2] = 1).

Figure 6: Power Up



Notes:

- 1. A software reset (R0x301A[0] = 1) is not necessary after the procedure described above since a Hard Reset will automatically triggers a software reset. Independently executing a software reset, should be followed by steps seven through thirteen above
- 2. The sensor must be receiving the external input clock (EXTCLK) before the reset pin is toggled. The sensor will begin an internal initialization sequence when the reset pin toggle from LOW to HIGH. This initialization sequence will run using the external input clock. Power on default state is software standby state, need to apply two-wire serial commands to start streaming. Above power up sequence is a general power up sequence. For different interface configurations, MIPI, and Parallel, some power rails are not needed. Those not needed power rails should be ignored in the general power up sequence.



Table 7: Power-Up Sequence

Definition	Symbol	Min	Тур	Max	Unit
VDD_PLL, VDD_MIPI to VAA/VAA_PIX ³	t0	0	100	-	μS
VAA/VAA_PIX to VDD	t1	0	100	_	μS
VDD to VDD_IO	t2	0	100	_	μS
External clock settling time	tx	_	30 ¹	_	mS
Hard Reset	t3	1 ²	_	_	mS
Internal Initialization	t4	150000	_	_	EXTCLKS
Internal Initialization	t5	150000	_	_	EXTCLKS
PLL Lock Time	t6	1	_	_	mS

Notes.

- 1. External clock settling time is component-dependent, usually taking about 10 100 mS.
- 2. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.
- 3. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that VDD_PLL is powered after other supplies then sensor may have functionality issues and will experience high current draw on this supply.
- 4. VDD_MIPI is tied to VDD_PLL in the both the CLCC and CSP packages and must be powered to 2.8V. The VDD_HiSPi and VDD_HiSPi_TX supplies do not need to be turned on if the sensor is configured to use the MIPI or parallel interface.



Power-Down Sequence

The recommended power-down sequence for the AR0330 is shown in Figure 7. The available power supplies (VDD_IO, VDD_HiSPi, VDD_HiSPi_TX, VDD_PLL, VDD_MIPI., VAA, VAA_PIX) must have the separation specified below.

- 1. Disable streaming if output is active by setting standby R0x301a[2] = 0
- 2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
- 3. Turn off VDD_HiSPi_TX.
- 4. Turn off VDD_IO.
- 5. Turn off VDD and VDD_HiSPi
- 6. Turn off VAA/VAA_PIX.
- 7. Turn off VDD_PLL, VDD_MIPI.

Figure 7: Power Down




Table 8: Power-Down Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_HiSPi _TX to VDD_IO	t0	0	_	_	μS
VDD_IO to VDD and VDD_HiSPi	t1	0	_	_	μS
VDD and VDD_HiSPi to VAA/VAA_PIX	t2	0	_	_	μS
VAA/VAA_PIX to VDD_PLL	t3	0	_	-	μS
PwrDn until Next PwrUp Time	t4	100	1	_	mS

Note: t4 is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.



Electrical Characteristics

Table 9: DC Electrical Definitions and Characteristics (MIPI Mode)

 $f_{EXTCLK}=24~MHz; VDD=1.8V; VDD_IO=1.8V; VAA=2.8V; VAA_PIX=2.8V; VDD_PLL=2.8V; Output load=68.5pF; TJ=60°C; Data Rate=588~Mbps; DLL set to 0; 2304x1296 at 60 fps$

Definition	Symbol	Min	Тур	Max	Unit
Core digital voltage	VDD	1.7	1.8	1.9	V
I/O digital voltage	VDD_IO	1.7	1.8	1.9	V
		2.4	2.8	3.1	V
Analog voltage	VAA	2.7	2.8	2.9	V
Pixel supply voltage	VAA_PIX	2.7	2.8	2.9	V
PLL supply voltage	VDD_PLL	2.7	2.8	2.9	V
MIPI supply voltage	VDD_MIPI	2.7	2.8	2.9	V
Digital operating current	I(VDD)		114	136	mA
I/O digital operating current	I(VDD_IO)		0	0	mA
Analog operating current	I(VAA)		41	53	mA
Pixel supply current	I(VAA_PIX)		9.9	12	mA
PLL supply current	I(VDD_PLL)		15	27	mA
MIPI digital operating current	I(VDD_MIPI)		35	49	mA

Table 10: DC Electrical Definitions and Characteristics (HiSPi Mode)

 $f_{EXTCLK} = 24 \text{ MHz}; \text{VDD} = 1.8\text{V}; \text{VDD_IO} = 1.8\text{V}; \text{VAA} = 2.8\text{V}; \text{VAA_PIX} = 2.8\text{V}; \text{VDD_PLL} = 2.8\text{V}; \text{VDD_HiSPi} = 1.8\text{V}, \text{VDD_HiSPi_TX} = 0.4\text{V}; \text{Output load} = 68.5\text{pF}; \text{T}_J = 60^{\circ}\text{C}; \text{Data Rate} = 588 \text{ Mbps}; \text{DLL set to 0}; 2304x1296 \text{ at 60 fps}$

Definition	Symbol	Min	Тур	Max	Unit
Core digital voltage	Vdd	1.7	1.8	1.9	V
I/O digital voltage	VDD_IO	1.7	1.8	1.9	V
		2.4	2.8	3.1	V
Analog voltage	Vaa	2.7	2.8	2.9	V
Pixel supply voltage	VAA_PIX	2.7	2.8	2.9	V
PLL supply voltage	VDD_PLL	2.7	2.8	2.9	V
HiSPi digital voltage	Vdd_HiSPi	1.7	1.8	1.9	V
HiSPi I/O digital voltage	VDD_HiSPi_TX	0.3	0.4	0.9	V
		1.7	1.8	1.9	V
Digital operating current	I(VDD)		96.3	137	mA
I/O digital operating current	I(VDD_IO)		0	0	mA
Analog operating current	I(VAA)		45.1	53	mA
Pixel supply current	I(VAA_PIX)		10.5	12	mA
PLL supply current	I(VDD_PLL)		6.4	11	mA
HiSPi digital operating current	I(VDD_HiSPi)		21.8	36	mA
HiSPi I/O digital operating current	I(VDD_HiSPi_TX)		22.3	40	mA



Caution

Stresses greater than those listed in Table 11 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Table 11: Absolute Maximum Ratings

Symbol	Definition	Min	Max	Unit
VDD_MAX	Core digital voltage	-0.3	2.4	V
VDD_IO_MAX	I/O digital voltage	-0.3	4	V
VAA_MAX	Analog voltage	-0.3	4	V
VAA_PIX	Pixel supply voltage	-0.3	4	V
VDD_PLL	PLL supply voltage	-0.3	4	V
VDD_HiSPi_MAX	HiSPi digital voltage	-0.3	2.4	V
VDD_HiSPi_TX_MAX	HiSPi I/O digital voltage	-0.3	2.4	V
t _{ST}	Storage temperature	-40	85	°C

Note: Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 12: Two-Wire Serial Interface Electrical Characteristics

VDD = 1.7-1.9V; VAA = 2.7 -2.9V; VDD_IO = 1.7-1.9V; Environment temperature = -30°C to 50°C

Symbol	Parameter	Condition	Min	Тур	Max	Unit
VIL	Input LOW voltage		-0.5	0.73	0.3 x VDD_IO	V
lin	Input leakage current	No pull up resistor; Vin = VDD_IO or DGND	-2		2	μА
Vol	Output LOW voltage	At specified 2mA	0.031	0.032	0.035	V
lor	Output LOW current	At specified Vol 0.1V			3	mA
CIN	Input pad capacitance				6	pF
CLOAD	Load capacitance					pF

Table 13: Two-Wire Serial Interface Timing Specifications

VDD = 1.7-1.9V; VAA = 2.7 -2.9V; VDD_IO = 1.7-1.9V; Environment temperature = -30°C to 50°C

Symbol	Definition	Min	Max	Unit
fsclk	Sclk Frequency	0	400	KHz
thigh	Sclk High Period	0.6	_	μς
tlow	SCLK Low Period	1.3	_	μς
tsrts	START Setup Time	0.6	_	μs
tsrth	START Hold Time	0.6	_	μς
tsds	Data Setup Time	100	_	ns
tsdH	Data Hold Time	0	Note	μς
tsdv	Data Valid Time	_	0.9	μς
tacv	Data Valid Acknowledge Time	_	0.9	μς
tstps	STOP Setup Time	0.6	_	μs
tBUF	Bus Free Time between STOP and START	1.3	_	μς
tr	SCLK and SDATA Rise Time	_	300	ns
tr	SCLK and SDATA Fall Time	_	300	ns

Note: Max tSDH could be $0.9\mu s$ but must be less than max of tSDV and tACV by a transition time.



Figure 8: Two-Wire Serial Interface Timing Parameters





Figure 9: I/O Timing Diagram



*PLL disabled for ^tCP



Table 14: I/O Parameters

 f EXTCLK = 24 MHz; VDD = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; Output load = 68.5pF; T_{J} = 60°C; CLK_OP = 98 MPixel/s

Symbol	Definition	Conditions	Min	Max	Units
VIH	Input HIGH voltage	VDD_IO = 1.8V	1.4	VDD_IO + 0.3	
		VDD_IO = 2.8V	2.4		
VIL	Input LOW voltage	VDD_IO = 1.8V	GND - 0.3	0.4	V
		VDD_IO = 2.8V	GND - 0.3	0.8	
lin	Input leakage current	No pull-up resistor; VIN = VDD OR DGND	-20	20	μΑ
Vон	Output HIGH voltage	At specified Іон	VDD_IO - 0.4V	_	V
Vol	Output LOW voltage	At specified IOL	_	0.4	V
Іон	Output HIGH current	At specified Voн	_	-12	mA
IOL	Output LOW current	At specified Vol	_	9	mA
loz	Tri-state output leakage current		-	10	μΑ

Table 15: I/O Timing

 $^{\rm f}$ EXTCLK = 24 MHz; VDD = 1.8V; VDD_IO = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; Output load = 68.5pF; $T_{\rm J}$ = 60°C; CLK_OP = 98 MPixel/s

Symbol	Definition	Conditions	Min	Тур	Max	Units
^f EXTCLK	Input clock frequency	PLL enabled	6	24	27	MHz
^t EXTCLK	Input clock period	PLL enabled	166	41	20	ns
^t R	Input clock rise time		0.5	_	Sine wave rise time	ns
^t F	Input clock fall time		0.5	_	Sine wavefall time	ns
	Clock duty cycle		45	50	55	%
^t JITTER	Input clock jitter		-	_	0.3	ns
Output pin slew	Fastest	CLOAD = 15pF	-	0.7	-	V/ns
^f PIXCLK	PIXCLK frequency	Default	-	80	_	MHz
^t PD	PIXCLK to data valid	Default	-	-	3	ns
^t PFH	PIXCLK to FRAME_VALID HIGH	Default	-	-	3	ns
^t PLH	PIXCLK to LINE_VALID HIGH	Default	-	-	3	ns
^t PFL	PIXCLK to FRAME_VALID LOW	Default	-	_	3	ns
^t PLL	PIXCLK to LINE_VALID LOW	Default		_	3	ns



Table 16: Parallel I/O Rise Slew Rate

 $^{\rm f}$ EXTCLK = 24 MHz; VDD = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V; Output load = 68.5pF; $^{\rm f}$ T_J = 60°C; CLK_OP = 98 MPixel/s

		Parallel Slew Rate (R0x306E[15:13])							
VDD_IO	0	1	2	3	4	5	6	7	Units
1.70V	0.069	0.115	0.172	0.239	0.325	0.43	0.558	0.836	V/ns
1.80V	0.078	0.131	0.195	0.276	0.375	0.507	0.667	1.018	
1.95V	0.093	0.156	0.233	0.331	0.456	0.62	0.839	1.283	
2.50V	0.15	0.252	0.377	0.539	0.759	1.07	1.531	2.666	
2.80V	0.181	0.305	0.458	0.659	0.936	1.347	1.917	3.497	
3.10V	0.212	0.361	0.543	0.78	1.114	1.618	2.349	4.14	



HiSPi Transmitter

Note: Refer to "High-Speed Serial Pixel Interface Physical Layer Specification v2.00.00" for

further explanation of the HiSPi transmitter specification.

SLVS Electrical Specifications

Table 17: Power Supply and Operating Temperature

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SLVS Current Consumption	IDD_TX			n*18	mA	1, 2
HiSPi PHY Current Consumption	IDD_HiSPi			n*45	mA	1, 2, 3
Operating temperature	Tj	-30		70	°C	4

Notes:

- 1. Where 'n' is the number of PHYs
- 2. Temperature of 25°C
- 3. Up to 700 Mbps
- 4. Specification values may be exceeded when outside this temperature range.

Table 18: SLVS Electrical DC Specification

Tj = 25°C

Parameter	Symbol	Min	Тур	Max	Unit
SLVS DC mean common mode voltage	V _{CM}	0.45*VDD_T X	0.5*VDD_TX	0.55*VDD_TX	V
SLVS DC mean differential output voltage	V _{OD}	0.36*VDD_T X	0.5*VDD_TX	0.64*VDD_TX	V
Change in V _{CM} between logic 1 and 0	ΔV_{CM}			25	mV
Change in V _{OD} between logic 1 and 0	V _{OD}			25	mV
V _{OD} noise margin	NM			±30	%
Difference in V _{CM} between any two channels	$ \Delta V_{CM} $			50	mV
Difference in V _{OD} between any two channels	ΔV _{OD}			100	mV
Common-mode AC Voltage (pk) without VCM cap termination	V _{CM_AC}			50	mV
Common-mode AC Voltage (pk) with VCM cap termination	V _{CM_AC}			30	mV
Maximum overshoot peak V _{OD}	V _{OD AC}			1.3* V _{OD}	V
Maximum overshoot V _{diff pk-pk}	V _{diff_pkpk}			2.6*V _{OD}	V
Single-ended Output impedance	R _O	35	50	70	Ω
Output Impedance Mismatch	ΔR_{O}			20	%



Table 19: SLVS Electrical Timing Specification

Parameter	Symbol Min		Max	Unit	Notes
Data Rate	1/UI	280	700	Mbps	1
Bitrate Period	t _{PW}	1.43	3.57	ns	1
Max setup time from transmitter	t _{PRE}	0.3		UI	1, 2
Max hold time from transmitter	t _{POST}	0.3		UI	1, 2
Eye Width	t _{EYE}		0.6	UI	1, 2
Data Total Jitter (pk-pk) @1e-9	t _{TOTALJIT}		0.2	UI	1, 2
Clock Period Jitter (RMS)	t _{CKJIT}		50	ps	2
Clock Cycle-to-Cycle Jitter (RMS)	t _{CYCJIT}		100	ps	2
Rise time (20% - 80%)	tR	150ps	0.25	UI	3
Fall time (20% - 80%)	tF	150ps	0.25	UI	3
Clock duty cycle	DCYC	45	55	%	2
Mean Clock to Data Skew	t _{CHSKEW}	-0.1	0.1	UI	1, 4
PHY-to-PHY Skew	t _{PHYSKEW}		2.1	UI	1, 5
Mean differential skew	t _{DIFFSKEW}	-100	100	ps	6

Notes:

- 1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
- 2. Taken from the OV crossing point with the DLL off.
- 3. Also defined with a maximum loading capacitance of 10 pF on any pin. The loading capacitance may also need to be less for higher bitrates so the rise and fall times do not exceed the maximum 0.3 UI.
- 4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
- 5. The absolute skew between any Clock in one PHY and any Data lane in any other PHY between any edges.

Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean VCM point. Note that differential skew also is related to the Δ VCM AC spec which also must not be exceeded.

HiVCM Electrical Specifications

The HiSPi 2.0 specification also defines an alternative signaling level mode called HiVCM. Both V_{OD} and V_{CM} are still scalable with V_{DD} TX, but with V_{DD} TX nominal set to 1.8V the common-mode is elevated to around 0.9V.

Table 20: HiVCM Power Supply and Operating Temperatures

Parameter	Symbol	Min	Тур	Max	Unit	Notes
HiVCM Current Consumption	IDD_TX			n*34	mA	1, 2
HiSPi PHY Current Consumption	IDD_HiSPi			n*45	mA	1, 2, 3
Operating temperature	T _J	-30		70	°C	4

Notes:

- 1. Where 'n' is the number of PHYs
- 2. Temperature of 25°C
- 3. Up to 700 Mbps
- 4. Specification values may be exceeded when outside this temperature range.



Table 21: HiVCM Electrical Voltage and Impedance Specification

Tj = 25° C

Parameter	Symbol	Min	Тур	Max	Unit
HiVCM DC mean common mode voltage	V _{CM}	0.76	0.90	1.07	V
HiVCM DC mean differential output voltage	V _{OD}	200	280	350	mV
Change in V _{CM} between logic 1 and 0	ΔV_{CM}			25	mV
Change in V _{OD} between logic 1 and 0	V _{OD}			25	mV
V _{OD} noise margin	NM			±30	%
Difference in V _{CM} between any two channels	ΔV _{CM}			50	mV
Difference in V _{OD} between any two channels	ΔV _{OD}			100	mV
Common-mode AC Voltage (pk) without V _{CM} cap termination	ΔV_{CM_AC}			50	mV
Common-mode AC Voltage (pk) with V _{CM} cap termination	ΔV_{CM_AC}			30	mV
Maximum overshoot peak V _{OD}	V _{OD AC}			1.3* V _{OD}	V
Maximum overshoot Vdiff pk-pk	V_{diff_pkpk}			2.6*V _{OD}	V
Single-ended Output impedance	R _O	40	70	100	Ω
Output Impedance Mismatch	ΔR_{O}			20	%



Table 22: HiVCM Electrical AC Specification

Parameter	Symbol	Min	Max	Unit	Notes
Data Rate	1/UI	280	700	Mbps	1
Bitrate Period	t _{PW}	1.43	3.57	ns	1
Max setup time from transmitter	t _{PRE}	0.3		UI	1, 2
Max hold time from transmitter	t _{POST}	0.3		UI	1, 2
Eye Width	t _{EYE}		0.6	UI	1, 2
Data Total Jitter (pk-pk) @1e-9	t _{TOTALJIT}		0.2	UI	1, 2
Clock Period Jitter (RMS)	t _{CKJIT}		50	ps	2
Clock Cycle-to-Cycle Jitter (RMS)	t _{CYCJIT}		100	ps	2
Rise time (20% - 80%)	t _R	150ps	0.3	UI	3
Fall time (20% - 80%)	t _F	150ps	0.3	UI	3
Clock duty cycle	D _{CYC}	45	55	%	2
Clock to Data Skew	t _{CHSKEW}	-0.1	0.1	UI	1, 4
PHY-to-PHY Skew	tP _{HYSKEW}		2.1	UI	1, 5
Mean differential skew	t _{DIFFSKEW}	-100	100	ps	6

Notes:

- 1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
- 2. Taken from the 0 V crossing point with the DLL off.
- 3. Also defined with a maximum loading capacitance of 10pF on any pin. The loading capacitance may also need to be less for higher bit rates so the rise and fall times do not exceed the maximum 0.3 UI.
- 4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
- 5. The absolute mean skew between any Clock in one PHY and any Data lane in any other PHY between any edges.
- 6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean VCM point. Note that differential skew also is related to the Δ VCM AC spec which also must not be exceeded.


Electrical Definitions

Figure 10 is the diagram defining differential amplitude V_{OD} , V_{CM} , and rise and fall times. To measure V_{OD} and V_{CM} use the DC test circuit shown in Figure 11 on page 28 and set the HiSPi PHY to constant Logic 1 and Logic 0. Measure V_{oa} , V_{ob} and V_{CM} with voltmeters for both Logic 1 and Logic 0.



Figure 10: Single-Ended and Differential Signals

Single-ended signals



Differential signal





Figure 11: DC Test Circuit



$$V_{OD}(m) = |V_{oa}(m) - V_{ob}(m)|$$
 where 'm' is either "1" for logic 1 or "0" for logic 0 (EQ 1)

$$V_{OD} = \frac{V_{OD}(1) + V_{OD}(0)}{2}$$
 (EQ 2)

$$V_{diff} = V_{OD}(1) + V_{OD}(0)$$
 (EQ 3)

$$\Delta V_{OD} = |V_{OD}(1) - V_{OD}(0)|$$
 (EQ 4)



$$V_{CM} = \frac{V_{CM}(1) + V_{CM}(0)}{2}$$
 (EQ 5)


$$\Delta V_{CM} = |V_{CM}(1) - V_{CM}(0)|$$
 (EQ 6)

Both V_{OD} and V_{CM} are measured for all output channels. The worst case ΔV_{OD} is defined as the largest difference in V_{OD} between all channels regardless of logic level. And the worst case ΔV_{CM} is similarly defined as the largest difference in V_{CM} between all channels regardless of logic level.

Timing Definitions

- 1. Timing measurements are to be taken using the Square Wave test mode.
- 2. Rise and fall times are measured between 20% to 80% positions on the differential waveform, as shown in Figure 10: "Single-Ended and Differential Signals," on page 28.
- 3. Mean Clock-to-Data skew should be measured from the 0V crossing point on Clock to the 0V crossing point on any Data channel regardless of edge, as shown in Figure 12 on page 29. This time is compared with the ideal Data transition point of 0.5UI with the difference being the Clock-to-Data Skew (see Equation 7 on page 29).

Figure 12: Clock-to-Data Skew Timing Diagram



$$t_{CHSKEW}(ps) = \Delta t - \frac{t_{pw}}{2}$$
 (EQ 7)

$$t_{CHSKEW}(UI) = \frac{\Delta t}{t_{pw}} - 0.5 \tag{EQ 8}$$

4. The differential skew is measured on the two single-ended signals for any channel. The time is taken from a transition on V_{oa} signal to corresponding transition on V_{ob} signal at V_{CM} crossing point.



Figure 13: Differential Skew




Figure 13 on page 30 also shows the corresponding AC V_{CM} common-mode signal. Differential skew between the V_{oa} and V_{ob} signals can cause spikes in the common-mode, which the receiver needs to be able to reject. V_{CM_AC} is measured as the absolute peak deviation from the mean DC V_{CM} common-mode.

Transmitter Eye Mask

Figure 14: Transmitter Eye Mask




Figure 14 defines the **eye mask** for the transmitter. 0.5 UI point is the instantaneous crossing point of the Clock. The area in white shows the area Data is prohibited from crossing into. The **eye mask** also defines the minimum eye height, the data t_{pre} and t_{post} times, and the **total jitter pk-pk +mean skew** (t_{TJSKEW}) for Data.


30



Clock Signal

 t_{HCLK} is defined as the high clock period, and t_{LCLK} is defined as the low clock period as shown in Figure 15. The clock duty cycle D_{CYC} is defined as the percentage time the clock is either high (t_{HCLK}) or low (t_{LCLK}) compared with the clock period T.

Figure 15: Clock Duty Cycle



$$D_{CYC}(1) = \frac{t_{HCLK}}{T}$$
 (EQ 9)


$$D_{CYC}(0) = \frac{t_{LCLK}}{T}$$
 (EQ 10)

$$t_{pw} = \frac{T}{2}$$
 (i.e, 1 UI) (EQ 11)

$$Bitrate = \frac{1}{t_{pw}}$$
 (EQ 12)

Figure 16 shows the definition of clock jitter for both the period and the cycle-to-cycle jitter.

Figure 16: Clock Jitter



31

Period Jitter (t_{CKJIT}) is defined as the deviation of the instantaneous clock t_{PW} from an ideal 1UI. This should be measured for both the clock high period variation Δt_{HCLK} , and the clock low period variation Δt_{LCLK} taking the RMS or 1-sigma standard deviation and quoting the worse case jitter between Δt_{HCLK} and Δt_{LCLK} .



Cycle-to-cycle jitter (t_{CYCJIT}) is defined as the difference in time between consecutive clock high and clock low periods t_{HCLK} and t_{LCLK} , quoting the RMS value of the variation $\Delta(t_{HCLK} - t_{LCLK})$.

If pk-pk jitter is also measured, this should be limited to ±3-sigma.

Table 23: HiVCM Electrical AC Specification

Parameter	Symbol	Min	Max	Unit	Notes
Data Rate	1/UI	280	700	Mbps	1
Bitrate Period	t _{PW}	1.43	3.57	ns	1
Max setup time from transmitter	t _{PRE}	0.3		UI	1, 2
Max hold time from transmitter	t _{POST}	0.3		UI	1, 2
Eye Width	t _{EYE}		0.6	UI	1, 2
Data Total Jitter (pk-pk) @1e-9	t _{TOTALJIT}		0.2	UI	1, 2
Clock Period Jitter (RMS)	t _{CKJIT}		50	ps	2
Clock Cycle-to-Cycle Jitter (RMS)	t _{CYCJIT}		100	ps	2
Rise time (20% - 80%)	t _R	150ps	0.3	UI	3
Fall time (20% - 80%)	t _F	150ps	0.3	UI	3
Clock duty cycle	D _{CYC}	45	55	%	2
Clock to Data Skew	t _{CHSKEW}	-0.1	0.1	UI	1, 4
PHY-to-PHY Skew	tP _{HYSKEW}		2.1	UI	1, 5
Mean differential skew	t _{DIFFSKEW}	-100	100	ps	6

Notes:

- 1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
- 2. Taken from the 0 V crossing point with the DLL off.
- 3. Also defined with a maximum loading capacitance of 10pF on any pin. The loading capacitance may also need to be less for higher bit rates so the rise and fall times do not exceed the maximum 0.3 UI.
- 4. The absolute mean skew between the clock lane and any data lane in the same PHY between any edges.
- 5. The absolute mean skew between any clock in one PHY and any data lane in any other PHY between any edges.
- 6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean VCM point. Note that differential skew also is related to the ΔVCM_AC spec which also must not be exceeded.



Sequencer

The sequencer digital block determines the order and timing of operations required to sample pixel data from the array during each row period. It is controlled by an instruction set that is programmed into RAM from the sensor OTPM (One Time Programmable Memory). The OTPM is configured during production.

The instruction set determines the length of the sequencer operation that determines the "ADC Readout Limitation" (Equation 5) listed in the Sensor Frame-Rate section. The instruction set can be shortened through register writes in order to achieve faster frame rates. Instructions for shortening the sequencer can be found in the AR0330 Developer Guide.

The sequencer digital block can be reprogrammed using the following instructions:

Program a new sequencer.

- 1. Place the sensor in standby.
- 2. Write 0x8000 to R0x3088 ("seq_ctrl_port").
- 3. Write each instruction incrementally to R0x3086. Each write must be 16-bit consisting of two bytes $\{Byte[N], Byte[N+1]\}$.
- 4. If the sequencer consists of an odd number of bytes, set the last byte to "0".


Read the instructions stored in the sequencer.

- 1. Place the sensor in standby.
- 2. Write 0xC000 to R0x3088 ("seq_ctrl_port").
- 3. Sequentially read one byte at a time from R0x3086 with 8-bit read command.

Sensor PLL

VCO

Figure 17: Relationship Between Readout Clock and Peak Pixel Rate




The sensor contains a phase-locked loop (PLL) that is used for timing generation and control. The required VCO clock frequency is attained through the use of a pre-PLL clock divider followed by a multiplier. The multiplier is followed by set of dividers used to generate the output clocks required for the sensor array, the pixel analog and digital readout paths, and the output parallel and serial interfaces.



Dual Readout Paths

There are two readout paths within the sensor digital block.

Figure 18: Sensor Dual Readout Paths




The sensor row timing calculations refers to each data-path individually. For example, the sensor default configuration uses 1248 clocks per row (line_length_pck) to output 2304 active pixels per row. The aggregate clocks per row seen by the receiver will be 2496 clocks (1248 x 2 readout paths).

Parallel PLL Configuration

Figure 19: PLL for the Parallel Interface

The parallel interface has a maximum output data-rate of 98MPixel/s.



The maximum output of the parallel interface is 98 Mpixel/s (CLK_OP). This will limit the readout clock (CLK_PIX) to 49 Mpixel/s. The sensor will not use the F_{SERIAL} , $F_{SERI-AL_CLK}$, or CLK_OP when configured to use the parallel interface.



Table 24: PLL Parameters for the Parallel Interface


Parameter	Symbol	mbol Min		Unit
External Clock	EXTCLK	6	27	MHz
VCO Clock	F _{VCO}	384	768	MHz
Readout Clock	CLK_PIX		49	Mpixel/s
Output Clock	CLK_OP		98	Mpixel/s

Table 25: Example PLL Configuration for the Parallel Interface

Parameter	Value	Output
F _{VCO}		588 MHz (Max)
vt_sys_clk_div	1	
vt_pix_clk_div	6	
CLK_PIX		49 Mpixel/s (= 588 MHz / 12)
CLK_OP		98 Mpixel/s (= 588 MHz / 6)
Output pixel rate		98 MPixel/s

Serial PLL Configuration

Figure 20: PLL for the Serial Interface



35

The sensor will use op_sys_clk_div and op_pix_clk_div to configure the output clock per lane (CLK_OP). The configuration will depend on the number of active lanes (1, 2, or 4) configured. To configure the sensor protocol and number of lanes, refer to "Serial Configuration" on page 41.



Table 26: PLL Parameters for the Serial Interface

Parameter	Symbol	Min	Max	Unit
External Clock	EXTCLK	6	27	MHz
VCO Clock	F _{VCO}	384	768	MHz
Readout Clock	CLK_PIX		98	Mpixel/s
Output Clock	CLK_OP		98	Mpixel/s
Output Serial Data Rate Per Lane	F _{SERIAL}	300 (HiSPi) 384 (MIPI)	700 (HiSPi) 768 (MIPI)	Mbps
Output Serial Clock Speed Per Lane	F _{SERIAL_CLK}	150 (HiSPi) 192 (MIPI)	350(HiSPi) 384 (MIPI)	MHz

The serial output should be configured so that it adheres to the following rules:

- The maximum data-rate per lane (F_{SERIAL}) is 768Mbps/lane (MIPI) and 700Mbps/lane (HiSPi).
- The output pixel rate per lane (CLK_OP) should be configured so that the sensor output pixel rate matches the peak pixel rate (2 x CLK_PIX).
 - 4-lane: 4 x CLK_OP = 2 x CLK_PIX = Pixel Rate (max: 196 Mpixel/s)
 - 2-lane: 2 x CLK_OP = 2 x CLK_PIX = Pixel Rate (max: 98 Mpixel/s)
 - 1-lane: 1 x CLK_OP = 2 x CLK_PIX = Pixel Rate (max: 76 Mpixel/s)

Table 27: Example PLL Configurations for the Serial Interface

	4-la	ane	2-la	ane	1-lane		Notes	
Parameter	12-bit	10-bit	12-bit	10-bit	12-bit	10-bit	8-bit	Notes
F _{VCO}	588	490	588	490	768	768	768	MHz
vt_sys_clk_div	1	1	2	2	4	4	4	
vt_pix_clk_div	6	5	6	5	6	5	4	
op_sys_clk_div	1	1	1	1	1	1	1	
op_pix_clk_div	12	10	12	10	12	10	8	
F _{SERIAL}	588	490	588	490	768	768	768	MHz
F _{SERIAL_CLK}	294	245	294	245	384	384	384	MHz
CLK_PIX	98	98	49	49	32	38.4	48	Mpixel/s
CLK_OP	49	49	49	49	64	76.8	96	Mpixel/s
Pixel Rate	196	196	98	98	64	76.8	96	Mpixel/s



Pixel Output Interfaces

Parallel Interface

The parallel pixel data interface uses these output-only signals:

- FV
- LV
- PIXCLK
- DOUT[11:0]

The parallel pixel data interface is disabled by default at power up and after reset. It can be enabled by programming R0x301A. Table 29 on page 37 shows the recommended settings.

When the parallel pixel data interface is in use, the serial data output signals can be left unconnected. Set reset_register[12] to disable the serializer while in parallel output mode.

Output Enable Control

When the parallel pixel data interface is enabled, its signals can be switched asynchronously between the driven and High-Z under pin or register control, as shown in Table 28. OE_BAR pin is only available on the bare die version.

Table 28: Output Enable Control

OE_BAR Pin	Drive Signals R0x301A-B[6]	Description
Disabled	0	Interface High-Z
Disabled	1	Interface driven
1	0	Interface High-Z
Х	1	Interface driven
0	X	Interface driven

Configuration of the Pixel Data Interface

Fields in R0x301A are used to configure the operation of the pixel data interface. The supported combinations are shown in Table 29.

Table 29: Configuration of the Pixel Data Interface

Serializer Disable R0x301 A-B[12]	Parallel Enable R0x301A–B[7]	Standby End-of-Frame R0x301A-B[4]	Description
0	0	1	Power up default. Serial pixel data interface and its clocks are enabled. Transitions to soft standby are synchronized to the end of frames on the serial pixel data interface.
1	1	0	Parallel pixel data interface, sensor core data output. Serial pixel data interface and its clocks disabled to save power. Transitions to soft standby are synchronized to the end of the current row readout on the parallel pixel data interface.
1	1	1	Parallel pixel data interface, sensor core data output. Serial pixel data interface and its clocks disabled to save power. Transitions to soft standby are synchronized to the end of frames in the parallel pixel data interface.



High Speed Serial Pixel Data Interface

The High Speed Serial Pixel (HiSPi) interface uses four data and one clock low voltage differential signaling (LVDS) outputs.


- SLVSC P
- SLVSC N
- SLVS0 P
- SLVS0_N
- SLVS1_P
- SLVS1_N
- SLVS2_P
- SLVS2_N
- SLVS3_P
- SLVS3 N

The HiSPi interface supports three protocols, Streaming S, Streaming SP, and Packetized SP. The streaming protocols conform to a standard video application where each line of active or intra-frame blanking provided by the sensor is transmitted at the same length. The Packetized SP protocol will transmit only the active data ignoring line-to-line and frame-to-frame blanking data.

These protocols are further described in the High-Speed Serial Pixel (HiSPiTM) Interface Protocol Specification V1.00.00.

The HiSPi interface building block is a unidirectional differential serial interface with four data and one double data rate (DDR) clock lanes. One clock for every four serial data lanes is provided for phase alignment across multiple lanes. Figure 21 shows the configuration between the HiSPi transmitter and the receiver.

Figure 21: HiSPi Transmitter and Receiver Interface Block Diagram






HiSPi Physical Layer

The HiSPi physical layer is partitioned into blocks of four data lanes and an associated clock lane. Any reference to the PHY in the remainder of this document is referring to this minimum building block.

The PHY will serialize a 10-, 12-, 14- or 16-bit data word and transmit each bit of data centered on a rising edge of the clock, the second on the falling edge of clock. Figure 22 shows bit transmission. In this example, the word is transmitted in order of MSB to LSB. The receiver latches data at the rising and falling edge of the clock.

Figure 22: Timing Diagram




DLL Timing Adjustment

The specification includes a DLL to compensate for differences in group delay for each data lane. The DLL is connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. Once the DLL has gained phase lock, each lane can be delayed in 1/8 unit interval (UI) steps. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design.

If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipation.

Figure 23: Block Diagram of DLL Timing Adjustment



39



Figure 24: Delaying the clock_lane with Respect to data_lane





Figure 25: Delaying data_lane with Respect to the clock_lane



HiSPi Streaming Mode Protocol Layer

The HiSPi protocol is described HiSPi Protocol V1.00.00 A.

40



MIPI Interface

The serial pixel data interface uses the following output-only signal pairs:

- DATA1_P
- DATA1 N
- DATA2_P
- DATA2_N
- DATA3_P
- DATA3 N
- DATA4 P
- DATA4 N
- CLK P
- CLK N

The signal pairs use both single-ended and differential signaling, in accordance with the the MIPI Alliance Specification for D-PHY v1.00.00. The serial pixel data interface is enabled by default at power up and after reset.

The DATA0_P, DATA0_N, DATA1_P, DATA1_N, CLK_P and CLK_N pads are set to the Ultra Low Power State (ULPS) if the serial disable bit is asserted (R0x301A-B[12]=1) or when the sensor is in the hardware standby or soft standby system states.

When the serial pixel data interface is used, the LINE_VALID, FRAME_VALID, PIXCLK and dout[11:0] signals (if present) can be left unconnected.

Serial Configuration

The serial format should be configured using R0x31AC. This register should be programmed to 0x0C0C when using the parallel interface.

The R0x0112-3 register can be programmed to any of the following data format settings that are supported:

- 0x0C0C Sensor supports RAW12 uncompressed data format
- 0x0C0A The sensor supports RAW12 compressed format (10-bit words) using 12-10 bit A-LAW Compression. See "Compression" on page 60.
- 0x0A0A Sensor supports RAW10 uncompressed data format. This mode is supported by discarding all but the upper 10 bits of a pixel value.
- 0x0808 Sensor supports RAW8 uncompressed data format. This mode is supported by discarding all but the upper 8 bits of a pixel value (MIPI only).

The serial_format register (R0x31AE) register controls which serial interface is in use when the serial interface is enabled (reset_register[12] = 0). The following serial formats are supported:

- 0x0201 Sensor supports single-lane MIPI operation
- 0x0202 Sensor supports dual-lane MIPI operation
- 0x0204 Sensor supports quad-lane MIPI operation
- 0x0304 Sensor supports quad-lane HiSPi operation

The MIPI timing registers must be configured differently for 10-bit or 12-bit modes. These modes should be configured when the sensor streaming is disabled. See Table 30 on page 42




	Confi				
Register	10bit, 490Mbps/lane	12-bit, 588Mbps/lane	-		
	Clocking:	Description			
0x31B0	40	40 36 F			
0x31B2	14	12	Line Preamble		
0x31B4	0x2743	0x2643	MIPI Timing 0		
0x31B6	0x114E	0x114E	MIPI Timing 1		
0x31B8	0x2049	0x2048	MIPI Timing 2		
0x31BA	0x0186	0x0186	MIPI Timing 3		
0x31BC	0x8005	0x8005 0x8005			
0x31BE	0x2003	0x2003	MIPI Config Status		

Table 30: Recommended MIPI Timing Configuration

Pixel Sensitivity

Figure 26: Integration Control in ERS Readout



A pixel's integration time is defined by the number of clock periods between a row's reset and read operation. Both the read followed by the reset operations occur within a row period (T_{ROW}) where the read and reset may be applied to different rows. The read and reset operations will be applied to the rows of the pixel array in a consecutive order.

The integration time in an ERS frame is defined as:


$$T_{\text{INTEGRATION}} = T_{\text{COARSE}} - T_{\text{FINE}}$$
 (EQ 13)

The coarse integration time is defined by the number of row periods (T_{ROW}) between a row's reset and the row read. The row period is the defined as the time between row read operations (see Sensor Frame Rate).

$$T_{COARSE} = T_{ROW} * coarse_integration_time$$
 (EQ 14)




Figure 27: Example of 8.33ms Integration in 16.6ms Frame



The fine integration is then defined by the number of pixel clock periods between the row reset and row read operation within T_{ROW} . This period is defined by the *fine_integration_time* register.


Figure 28: Row Read and Row Reset Showing Fine Integration



The maximum allowed value for fine_integration_time is *line_length_pck - 1204*. Aptina recommends that the fine_integration_time in the AR0330 be left at zero.



Figure 29: The Row Integration Time is Greater Than the Frame Readout Time




The minimum frame-time is defined by the number of row periods per frame and the row period. The sensor frame-time will increase if the *coarse_integration_time* is set to a value equal to or greater than the *frame_length_lines*. The maximum integration time can be limited to the frame time by setting R0x30CE[5] to 1.



Gain Stages

The analog gain stages of the AR0330 sensor are shown in Figure 30. The sensor analog gain stage consists of column amplifiers and a variable ADC reference. The sensor will apply the same analog gain to each color channel. Digital gain can be configured to separate levels for each color channel.

Figure 30: Gain Stages in AR0330 Sensor



The level of analog gain applied is controlled by the coarse_gain and fine_gain registers. The analog readout can be configured differently for each gain level. The recommended gain tables are listed in Table 31. It is recommended that these registers are configured before streaming images.

Table 31: Recommended Sensor Analog Gain Tables

COARSE	_GAIN	FINE_	GAIN	Total	Gain	COARSI	_GAIN	FINE	_GAIN	Total	Gain		
R0x3060[5:4]	Gain (x)	R0x3060 [3:0]	Gain (x)	(x)	(dB)	R0x3060[5:4]					Gain (x)	(x)	(dB)
0	1	0	1.00	1.00	0.00	0	1x	15	1.88	1.88	5.49		
0	1	1	1.03	1.03	0.26	1	2x	0	1.00	2.00	6.00		
0	1	2	1.07	1.07	0.56	1	2x	2	1.07	2.13	6.58		
0	1	3	1.10	1.10	0.86	1	2x	4	1.14	2.29	7.18		
0	1	4	1.14	1.14	1.16	1	2x	6 1.23		2.46	7.82		
0	1	5	1.19	1.19	1.46	1	2x	8	1.33	2.67	8.52		
0	1	6	1.23	1.23	1.80	1	2x	10 1.45		2.91	9.28		
0	1	7	1.28	1.28	2.14	1	2x	12	1.60	3.20	10.10		
0	1	8	1.33	1.33	2.50	1	2x	14	1.78	3.56	11.02		
0	1	9	1.39	1.39	2.87	2	4x	0	1.00	4.00	12.00		
0	1	10	1.45	1.45	3.25	2	4x	4	1.14	4.57	13.20		
0	1	11	1.52	1.52	3.66	2	4x	8	1.33	5.33	14.54		
0	1	12	1.60	1.60	4.08	2	4x	12	1.60	6.40	16.12		
0	1	13	1.68	1.68	4.53	3	8x	0	1.00	8.00	18.00		
0	1	14	1.78	1.78	5.00				-				



Each digital gain can be configured from a gain of 0 to 15.875. The digital gain supports 128 gain steps per 6dB of gain. The format of each digital gain register is "xxxx.yyyyyy" where "xxxx" refers an integer gain of 1 to 15 and "yyyyyyy" is a fractional gain ranging from 0/128 to 127/128.

The sensor includes a digital dithering feature to reduce quantization resulting from using digital gain can be implemented by setting R0x30BA[5] to 1. The default value is 0. Refer to "Real-Time Context Switching" on page 47 for the analog and digital gain registers in both context A and context B modes.

Refer to "Real-Time Context Switching" on page 58 for the analog and digital gain registers in both context A and context B modes.

Data Pedestal

AR0330_DS - Rev. R Pub. 9/13 EN

The data pedestal is a constant offset that is added to pixel values at the end of datapath. The default offset is 168 and is a 12-bit offset. This offset matches the maximum range used by the corrections in the digital readout path.

The data pedestal value can be changed if the lock register bit (R0x301A[3]) is set to "0". This bit is set to "1" by default.

46



Sensor Readout

Image Acquisition Modes

The AR0330 supports two image acquisition modes:

This is the normal mode of operation. When the AR0330 is streaming; it generates frames at a fixed rate, and each frame is integrated (exposed) using the ERS. When the ERS is in use, timing and control logic within the sensor sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and subsequently reading that row, the pixels in the row integrate incident light. The integration (exposure) time is controlled by varying the time between row reset and row readout. For each row in a frame, the time between row reset and row readout is the same, leading to a uniform integration time across the frame. When the integration time is changed (by using the two-wire serial interface to change register settings), the timing and control logic controls the transition from old to new integration time in such a way that the stream of output frames from the AR0330 switches cleanly from the old integration time to the new while only generating frames with uniform integration. See "Changes to Integration Time" in the AR0330 Register Reference.

· Global reset mode

This mode can be used to acquire a single image at the current resolution. In this mode, the end point of the pixel integration time is controlled by an external electromechanical shutter, and the AR0330 provides control signals to interface to that shutter.

The benefit of using an external electromechanical shutter is that it eliminates the visual artifacts associated with ERS operation. Visual artifacts arise in ERS operation, particularly at low frame rates, because an ERS image effectively integrates each row of the pixel array at a different point in time.



Window Control

The sequencing of the pixel array is controlled by the x_addr_start, y_addr_start, x_addr_end, and y_addr_end registers. The x_addr_start equal to 6 is the minimum setting value. The y_addr_start equal to 6 is the minimum setting value. Please refer to Table 32 and Table 33 for details.

Table 32: Pixel Column Configuration

	Column Address	Number	Туре	Notes
	0–5	6	Active	Border columns
	6–2309	6–2309 2304		Active columns
Ī	2310-2315	6	Active	Border columns

Table 33: Pixel Row Configuration


Row Address	Number	Туре	Notes
2–5	4	Active	Not used in case of "edge effects"
6-1549	1544	Active	Active rows
1550–1555	6	Active	Not used in case of "edge effects"

Readout Modes

Horizontal Mirror

When the horizontal_mirror bit (R0x3040[14]) is set in the image_orientation register, the order of pixel readout within a row is reversed, so that readout starts from x_addr_end + 1 and ends at x_addr_start. Figure 31 on page 48 shows a sequence of 6 pixels being read out with R0x3040[14] = 0 and R0x3040[14] = 1. Changing R0x3040[14] causes the Bayer order of the output image to change; the new Bayer order is reflected in the value of the pixel order register.

Figure 31: Effect of Horizontal Mirror on Readout Order




Vertical Flip

When the vertical_flip bit (R0x3040[15]) is set in the image_orientation register, the order in which pixel rows are read out is reversed, so that row readout starts from y_addr_end and ends at y_addr_start. Figure 30 shows a sequence of 6 rows being read out with R0x3040[15] = 0 and R0x3040[15] = 1. Changing this bit causes the Bayer order of the output image to change; the new Bayer order is reflected in the value of the pixel_order register.










Subsampling


The AR0330 supports subsampling. Subsampling allows the sensor to read out a smaller set of active pixels by either skipping or binning pixels within the readout window. The working modes described in the data sheet that use subsampling are configured to use either 2x2 or 3x3 subsampling.

Figure 33: Horizontal Binning in the AR0330 Sensor



Horizontal binning is achieved either in the pixel readout or the digital readout. The sensor will sample the combined 2x or 3x adjacent pixels within the same color plane.

Figure 34: Vertical Row Binning in the AR0330 Sensor



Vertical row binning is applied in the pixel readout. Row binning can be configured of 2x or 3x rows within the same color plane. Aptina recommends not to use 3x binning in AR0330 as it may introduce some image artifacts.

Pixel skipping can be configured up to 2x and 3x in both the x-direction and y-direction. Skipping pixels in the x-direction will not reduce the row time. Skipping pixels in the y-direction will reduce the number of rows from the sensor effectively reducing the frame time. Skipping will introduce image artifacts from aliasing.

The sensor increments its x and y address based on the x_odd_inc and y_odd_inc value. The value indicates the addresses that are skipped after each pair of pixels or rows has been read.

The sensor will increment x and y addresses in multiples of 2. This indicates that a GreenR and Red pixel pair will be read together. As well, that the sensor will read a Gr-R row first followed by a B-Gb row.

x subsampling factor =
$$\frac{1 + x_odd_inc}{2}$$
 (EQ 16)



y subsampling factor =
$$\frac{1 + y_odd_inc}{2}$$
 (EQ 17)

A value of 1 is used for x_odd_inc and y_odd_inc when no pixel subsampling is indicated. In this case, the sensor is incrementing x and y addresses by 1+1 so that it reads consecutive pixel and row pairs. To implement a 2x skip in the x direction, the x_odd_inc is set to 3 so that the x address increment is 1+3, meaning that sensor will skip every other Gr-R pair.

Table 34: Configuration for Horizontal Subsampling

	x_odd_inc	Restrictions:
No subsampling	x_odd_inc = 1 skip = (1+1)*0.5 = 1x	
Skip 2x	x_odd_inc = 3 skip = (1+3)*0.5 = 2x	
Skip 3x	x_odd_inc = 5 skip = (1+5)*0.5 = 3x	The horizontal FOV must be programmed to meet the following rule:
Analog Bin 2x	x_odd_inc = 3 skip = (1+3)*0.5 =2x col_sf_bin_en = 1	$\frac{x_{addr} - x_{addr} - x_{addr} - x_{addr} - x_{addr} - x_{add} - x_{add} - x_{add} - x_{add} - x_{add} - x_{addr} - x$
Analog Bin 3x	x_odd_inc = 5 skip = (1+5)*0.5 = 3x col_sf_bin_en = 1	
Digital Bin 2x	x_odd_inc = 3 skip = (1+3)*0.5 =2x col_bin =1	
Digital Bin 3x	x_odd_inc = 5 skip = (1+5)*0.5 = 3x col_bin = 1	

Table 35: Configuration for Vertical Subsampling

	y_odd_inc	Restrictions:
No subsampling	y_odd_inc = 1 skip = (1+1)*0.5 = 1x row_bin = 0	
Skip 2x	y_odd_inc = 3 skip = (1+3)*0.5 =2x row_bin = 0	The vertical FOV must be programmed to meet the following rule:
Skip 3x	y_odd_inc = 5 skip = (1+5)*0.5 =3x row_bin = 0	$\frac{y_addr_end - y_addr_start + 1}{(y_odd_inc + 1)/2} = \text{even number}$
Analog Bin 2x	y_odd_inc = 3 skip = (1+3)*0.5 =2x row_bin = 1	
Analog Bin 3x	y_odd_inc = 5 skip = (1+5)*0.5 =3x row_bin = 1	

51

AR0330_DS - Rev. R Pub. 9/13 EN



Sensor Frame Rate

The time required to read out an image frame (T_{FRAME}) can be derived from the number of clocks required to output each image and the pixel clock.

The frame-rate is the inverse of the frame period.


$$fps=1/T_{FRAME}$$
 (EQ 18)

The number of clocks can be simplified further into the following parameters:

- The number of clocks required for each sensor row (line_length_pck)
 This parameter also determines the sensor row period when referenced to the sensor readout clock. (T_{ROW} = line_length_pck x 1/CLK_PIX)
- The number of row periods per frame (frame_length_lines)
- An extra delay between frames used to achieve a specific output frame period (extra_delay)

 $T_{FRAME}=1/(CLK_PIX) \times [frame_length_lines \times line_length_pck + extra_delay]$ (EQ 19)

Figure 35: Frame Period Measured in Clocks



52



Row Period (T_{ROW})

The $line_length_pck$ will determine the number of clock periods per row and the row period (T_{ROW}) when combined with the sensor readout clock. The $line_length_pck$ includes both the active pixels and the horizontal blanking time per row. The sensor utilizes two readout paths, as seen in Figure 18 on page 34, allowing the sensor to output two pixels during each pixel clock.

The minimum *line_length_pck* is defined as the maximum of the following three equations:

ADC Readout Limitation:

$$1204(ADC_HIGH_SPEED) = 0$$

$$or$$

$$1116(ADC_HIGH_SPEED) = 1(0)$$
(EQ 20)

Options to modify this limit, as mentioned in the "Sequencer" section, can be found in the AR0330 Developer Guide.

Digital Readout Limitation:

$$\frac{1}{3} \times \left[\frac{x_addr_end - x_addr_start}{(x_odd_inc + 1) \times 0.5} \right]$$
 (EQ 21)

Output Interface Limitations:

$$\frac{1}{2} \times \left[\frac{x_addr_end - x_addr_start}{(x_odd_inc + 1) \times 0.5} \right] + 96$$
 (EQ 22)

Row Periods Per Frame

The $frame_length_lines$ determines the number of row periods (T_{ROW}) per frame. This includes both the active and blanking rows. The $minimum_vertical_blanking$ value is defined by the number of OB rows read per frame, two embedded data rows, and two blank rows.

$$Minimum\ frame_length_lines = \frac{y_addr_end - y_addr_start}{(y_odd_inc + 1)/2} + minimum_vertical_blanking \quad (EQ\ 23)$$

The sensor is configured to output frame information in two embedded data rows by setting R0x3064[8] to 1 (default). If R0x3064[8] is set to 0, the sensor will instead output two blank rows. The data configured in the two embedded rows is defined in MIPI CSI-2 Specification V1.00.

Table 36: Minimum Vertical Blanking Configuration

R0x3180[0x00F0]	OB Rows	minimum_vertical_blanking
0x8 (Default)	8 OB Rows	8 OB + 4 = 12
0x4	4 OB Rows	4 OB + 4 = 8
0x2	2 OB Rows	2 OB + 4 = 6


The locations of the OB rows, embedded rows, and blank rows within the frame readout are identified in Figure 36: "Slave Mode Active State and Vertical Blanking," on page 54.



Slave Mode

The slave mode feature of the AR0330 supports triggering the start of a frame readout from a VD signal that is supplied from an external ASIC. The slave mode signal allows for precise control of frame rate and register change updates. The VD signal is input to the trigger pin. Both the GPI_EN (R0x301A[8]) and the SLAVE_MODE (R0x30CE[4]) bits must be set to "1" to enable the slave mode.

Figure 36: Slave Mode Active State and Vertical Blanking




If the slave mode is disabled, the new frame will begin after the extra delay period is finished.

The slave mode will react to the rising edge of the input VD signal if it is in an active state. When the VD signal is received, the sensor will begin the frame readout and the slave mode will remain inactive for the period of one frame time minus 16 clock periods (T_{FRAME} - (16 / CLK_PIX)). After this period, the slave mode will re-enter the active state and will respond to the VD signal.



Figure 37: Slave Mode Example with Equal Integration and Frame Readout Periods

The integration of the last row is therefore started before the end of the programmed integration for the first row.




The row shutter and read operations will stop when the slave mode becomes active and is waiting for the VD signal. The following should be considered when configuring the sensor to use the slave mode:

- 1. The frame period (T_{FRAME}) should be configured to be less than the period of the input VD signal. The sensor will disregard the input VD signal if it appears before the frame readout is finished.
- 2. If the sensor integration time is configured to be less than the frame period, then the sensor will not have reset all of the sensor rows before it begins waiting for the input VD signal. This error can be minimized by configuring the frame period to be as close as possible to the desired frame rate (period between VD signals).



Figure 38: Slave Mode Example Where the Integration Period is Half of the Frame Readout Period

The sensor read pointer will have paused at row 0 while the shutter pointer pauses at row N/2. The extra integration caused by the slave mode delay will only be seen by rows 0 to N/2. The example below is for a frame readout period of 16.6ms while the integration time is configured to 8.33ms.



When the slave mode becomes active, the sensor will pause both row read and row reset operations.

Note: The row integration period is defined as the period from row reset to row read.

When the AR0330 is working in slave mode, the external trigger signal VD must have accurately controlled timing to avoid uneven exposure in the output image. The VD timing control should make the slave mode "wait period" less than 32 pixel clocks.

To avoid uneven exposure, programmed integration time cannot be larger than VD period. To increase integration time more than current VD period, the AR0330 must be configured to work at a lower frame rate and read out image with new VD to match the new timing.

The period between slave mode pulses must also be greater than the frame period. If the rising edge of the VD pulse arrives while the slave mode is inactive, the VD pulse will be ignored and will wait until the next VD pulse has arrived.



Frame Readout

The sensor readout begins with vertical blanking rows followed by the active rows. The frame readout period can be defined by the number of row periods within a frame (frame_length_lines) and the row period (line_length_pck). The sensor will read the first vertical blanking row at the beginning of the frame period and the last active row at the end of the row period.

Figure 39: Example of the Sensor Output of a 2304 x 1296 Frame at 60 fps

The frame valid and line valid signals mentioned in this diagram represent internal signals within the sensor. The SYNC codes represented in this diagram represent the HiSPi Streaming SP protocol.




Figure 39 aligns the frame integration and readout operation to the sensor output. It also shows the sensor output using the HiSPi Streaming SP protocol. Different sensor protocols will list different SYNC codes.

Table 37: Serial SYNC Codes Included with Each Protocol Included with the AR0330 Sensor


Interface/Protocol	Start of Vertical Blanking Row (SOV)	Start of Frame (SOF)	End of Line (EOL)	End of Frame (EOF)									
Parallel	Parallel interface uses F	Parallel interface uses FRAME VALID(FV) and LINE VALID (LV) outputs to denote start and end											
		frame.											
HiSPi Streaming S	Yes	Send SOV	Yes	No SYNC Code	No SYNC Code								
HiSPi Streaming SP	Yes	Yes	Yes	Yes	Yes								
HiSPi Packetized SP	No SYNC Code	Yes	Yes	Yes	Yes								
MIPI	No SYNC Code	Yes	Yes	Yes	Yes								



Figure 40 illustrates how the sensor active readout time can be minimized while reducing the frame rate. 1308 VB rows were added to the output frame to reduce the 2304×1296 frame rate from 60 fps to 30 fps without increasing the delay between the readout of the first and last active row.

Figure 40: Example of the Sensor Output of a 2304 x1296 Frame at 30 fps

The frame valid and line valid signals mentioned in this diagram represent internal signals within the sensor. The SYNC codes represented in this diagram represent the HiSPi Streaming SP protocol.



Changing Sensor Modes

Register Changes

All register writes are delayed by 1x frame. A register that is written to during the readout of frame n will not be updated to the new value until the readout of frame n+2. This includes writes to the sensor gain and integration registers.

Real-Time Context Switching

In the AR0330, the user may switch between two full register sets A and B by writing to a context switch change bit in R0x30B0[13]. When the context switch is configured to context A the sensor will reference the "Context A Registers". If the context switch is changed from A to B during the readout of frame n, the sensor will then reference the context B $coarse_integration_time$ registers in frame n+1 and all other context B registers at the beginning of reading frame n+2. The sensor will show the same behavior when changing from context B to context A.




Table 38: List of Configurable Registers for Context A and Context B

Contex	t A	Con	itext B
Register Description	Address	Register Description	Address
Coarse_integration_time	0x3012	Coarse_integration_time_CB	0x3016
Fine_integration_time	0x3014	Fine_integration_time_CB	0x3018
Line_length_pck	0x300C	Line_length_pck_CB	0x303E
Frame_length_lines	0x300A	Frame_length_lines_CB	0x30AA
COL_SF_BIN_EN	0x3040[9]	COL_SF_BIN_EN_CB	0x3040[8]
ROW_BIN	0x3040[12]	ROW_BIN_CB	0x3040[10]
COL_BIN	0x3040[13]	COL_BIN_CB	0x3040[11]
FINE_GAIN	0x3060[3:0]	FINE_GAIN_CB	0x3060[11:8]
COARSE_GAIN	0x3060[5:4]	COARSE_GAIN_CB	0x3060[13:12]
x_addr_start	0x3004	x_addr_start_CB	0x308A
y_addr_start	0x3002	y_addr_start_CB	0x308C
x_addr_end	0x3008	x_addr_end_CB	0x308E
y_addr_end	0x3006	y_addr_end_CB	0x3090
Y_odd_inc	0x30A6	Y_odd_inc_CB	0x30A8
X_odd_inc	0x30A2	X_odd_inc_CB	0x30AE
ADC_HIGH_SPEED	0x30BA[6]	ADC_HIGH_SPEED_CB	0x30BA[7]
GREEN1_GAIN	0x3056	GREEN1_GAIN_CB	0x30BC
BLUE_GAIN	0x3058	BLUE_GAIN_CB	0x30BE
RED_GAIN	0x305A	RED_GAIN_CB	0x30C0
GREEN2_GAIN	0x305C	GREEN2_GAIN_CB	0x30C2
GLOBAL_GAIN	0x305E	GLOBAL_GAIN_CB	0x30C4

Note: Aptina recommends leaving fine_integration_time at 0.

Figure 41: Example of Changing the Sensor from Context A to Context B





Compression

The sensor can optionally compress 12-bit data to 10-bit using A-law compression. The compression is applied after the data pedestal has been added to the data. See Figure 1: "Block Diagram," on page 7.

The A-law compression is disabled by default and can be enabled by setting R0x31D0 from "0" to "1".

Table 39: A-Law Compression Table for 12-10 bits

		Input Values													Co	mp	ress	ed C	odew	ord		
Input Range	11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
0 to 127	0	0	0	0	0	a	b	С	d	е	f	g	0	0	0	а	b	С	d	е	f	g
128 to 255	0	0	0	0	1	a	b	С	d	е	f	g	0	0	1	а	b	С	d	e	f	g
256 to 511	0	0	0	1	a	b	С	d	е	f	g	Χ	0	1	0	а	b	С	d	e	f	g
512 to 1023	0	0	1	a	b	С	d	е	f	g	Χ	Χ	0	1	1	а	b	С	d	e	f	g
1024 to 2047	0	1	a	b	С	d	е	f	g	h	Χ	Х	1	0	a	b	С	d	е	f	g	h
2048 to 4095	1	a	b	С	d	e	f	g	h	Х	Χ	Χ	1	1	а	b	С	d	е	f	g	h

Test Patterns

The AR0330 has the capability of injecting a number of test patterns into the top of the datapath to debug the digital logic. With one of the test patterns activated, any of the datapath functions can be enabled to exercise it in a deterministic fashion. Test patterns are selected by Test_Pattern_Mode register (R0x3070). Only one of the test patterns can be enabled at a given point in time by setting the Test_Pattern_Mode register according to Table 40. When test patterns are enabled the active area will receive the value specified by the selected test pattern and the dark pixels will receive the value in Test_Pattern_Green (R0x3074 and R0x3078) for green pixels, Test_Pattern_Blue (R0x3076) for blue pixels, and Test_Pattern_Red (R0x3072) for red pixels.

Table 40: Test Pattern Modes

Test_Pattern_Mode	Test Pattern Output
0	No test pattern (normal operation)
1	Solid Color
2	100% Vertical Color Bars
3	Fade-to-Gray Vertical Color Bars
256	Walking 1s test pattern (12-bit)

Solid Color

When the color field mode is selected, the value for each pixel is determined by its color. Green pixels will receive the value in Test_Pattern_Green, red pixels will receive the value in Test_Pattern_Red, and blue pixels will receive the value in Test_Pattern_Blue.

Vertical Color Bars

When the vertical color bars mode is selected, a typical color bar pattern will be sent through the digital pipeline.



Walking 1s

When the walking 1s mode is selected, a walking 1s pattern will be sent through the digital pipeline. The first value in each row is 1.

Two-Wire Serial Register Interface

The two-wire serial interface bus enables read/write access to control and status registers within the AR0330. This interface is designed to be compatible with the electrical characteristics and transfer protocols of the I²C specification.

The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (SCLK) that is an input to the sensor and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (SDATA). SDATA is pulled up to VDD_IO off-chip by a $1.5 \mathrm{k}\Omega$ resistor. Either the slave or master device can drive SDATA LOW—the interface protocol determines which device is allowed to drive SDATA at any given time.

The protocols described in the two-wire serial interface specification allow the slave device to drive SCLK LOW; the AR0330 uses SCLK as an input only and therefore never drives it LOW.

Protocol

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements:

- 1. a (repeated) start condition
- 2. a slave address/data direction byte
- 3. an (a no-) acknowledge bit
- 4. a message byte
- 5. a stop condition

The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

Start Condition

A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a "repeated start" or "restart" condition.

Stop Condition

A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.

Data Transfer

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for both the slave address/data direction byte and for message bytes.

One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.



Slave Address/Data Direction Byte

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A "0" in bit [0] indicates a WRITE, and a "1" indicates a READ. The default slave addresses used by the AR0330 sensor are 0x20 (write address) and 0x21 (read address). Alternate slave addresses of 0x30 (WRITE address) and 0x31 (READ address) can be selected by asserting the SADDR signal (tie HIGH).

Alternate slave addresses can also be programmed through R0x31FC.

Message Byte

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data.

Acknowledge Bit

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. As for data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

No-Acknowledge Bit

The no-acknowledge bit is generated when the receiver does not drive SDATA LOW during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

Typical Sequence

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a read or a write, where a "0" indicates a write and a "1" indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a WRITE, the master then transfers the 16-bit register address to which the WRITE should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.


If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, the same way as with a WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, eight bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is automatically incremented after every 8 bits are transferred. The data transfer is stopped when the master sends a no-acknowledge bit.



Single READ From Random Location

This sequence (Figure 42) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 42 shows how the internal register address maintained by the AR0330 is loaded and incremented as the sequence proceeds.


Figure 42: Single READ From Random Location



Single READ From Current Location

This sequence (Figure 43) performs a read using the current value of the AR0330 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.

Figure 43: Single READ From Current Location






Sequential READ, Start From Random Location

This sequence (Figure 44) starts in the same way as the single READ from random location (Figure 42). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.

Figure 44: Sequential READ, Start From Random Location



Sequential READ, Start From Current Location

This sequence (Figure 45) starts in the same way as the single READ from current location (Figure 43 on page 63). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.


Figure 45: Sequential READ, Start From Current Location



Single WRITE to Random Location

This sequence (Figure 46) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.

Figure 46: Single WRITE to Random Location






Sequential WRITE, Start at Random Location

This sequence (Figure 47) starts in the same way as the single WRITE to random location (Figure 46 on page 64). Instead of generating a stop condition after the first byte of data has been transferred, the master continues to perform byte WRITEs until 'L' bytes have been written. The WRITE is terminated by the master generating a stop condition.


Figure 47: Sequential WRITE, Start at Random Location





Spectral Characteristics


Figure 48: Bare Die Quantum Efficiency



66



Table 41: Chief Ray Angle (CRA) 12°




Note: The CRA listed in the advanced data sheet described the 2048x1536 field of view (2.908mm image height). This information was sufficient for configuring the sensor to read both the 4:3 (2048x1536) and 16:9 (2304x1296) aspect ratios. The CRA information listed in the data sheet has now been updated to represent the entire pixel array (2304x1536).

©2010 Aptina Imaging Corporation. All rights reserved.



Table 42: Chief Ray Angle (CRA) 21 °


Note:



The CRA listed in the advanced data sheet described the 2048x1536 field of view (2.908mm image height). This information was sufficient for configuring the sensor to read both the 4:3 (2048x1536) and 16:9 (2304x1296) aspect ratios. The CRA information listed in the data sheet has now been updated to represent the entire pixel array (2304x1536).



Table 43: Chief Ray Angle (CRA) 25 °



Note: The CRA listed in the advanced data sheet described the 2048x1536 field of view (2.908mm image height). This information was sufficient for configuring the sensor to read both the 4:3 (2048x1536) and 16:9 (2304x1296) aspect ratios. The CRA information listed in the data sheet has now been updated to represent the entire pixel array (2304x1536).

Read the Sensor CRA

Follow the steps below to obtain the CRA value of the Image Sensor:

- 1. Set the register bit field R0x301A[5] = 1.
- 2. Read the register bit fields R0x31FA[11:9].
- 3. Determine the CRA value according to Table 44.

Table 44: CRA Value

Binary Value of R0x31FA[11:9]	CRA Value
000	0
001	21
010	25
011	12


Packages


The AR0330 comes in two packages:


- CLCC Package
- CSP HiSPi/MIPI Package


CLCC Package


Figure 49: CLCC Package












AR0330: 1/3-Inch CMOS Digital Image Sensor Packages

CSP Packages

Figure 50: CSP HiSPi Package



©2010 Aptina Imaging Corporation All rights reserved



Table 45: CSP (MIPI/HiSPi) Package Dimensions


		Nominal	Min	Max	Nominal	Min	Max
Parameter	Symbol	Millimeters		Inches			
Package Body Dimension X	Α	6.278	6.253	6.303	0.247	0.246	0.248
Package Body Dimension Y	В	6.648	6.623	6.673	0.262	0.261	0.263
Package Height	С	0.700	0.645	0.745	0.028	0.025	0.029
Cavity height (glass to pixel distance)	C4	0.041	0.037	0.045	0.002	0.001	0.002
Glass Thickness	C3	0.400	0.390	0.410	0.016	0.015	0.016
Package Body Thickness	C2	0.570	0.535	0.605	0.022	0.021	0.024
Ball Height	C1	0.130	0.100	0.160	0.005	0.004	0.006
Ball Diameter	D	0.250	0.220	0.280	0.010	0.009	0.011
Total Ball Count	N	64					
Ball Count X axis	N1	8					
Ball Count Y axis	N2	8					
UBM	U	0.280	0.270	0.290	0.011	0.011	0.011
Pins Pitch X axis	J1	0.650			0.026		
Pins Pitch Y axis	J2	0.650			0.026		
BGA ball center to package center offset in X-direction	Х	0.000	-0.025	0.025	0.000	-0.001	0.001
BGA ball center to package center offset in Y-direction	Υ	0.000	-0.025	0.025	0.000	-0.001	0.001
BGA ball center to chip center offset in X-direction	X1	0.000	-0.014	0.014	0.000	-0.001	0.001
BGA ball center to chip center offset in Y-direction	Y1	0.000	-0.014	0.014	0.000	-0.001	0.001
Edge to Ball Center Distance along X	S1	0.864	0.834	0.894	0.034	0.033	0.035
Edge to Ball Center Distance along Y	S2	1.049	1.019	1.079	0.041	0.040	0.042



Package Orientation in Camera Design


In a camera design, the package should be placed in a PCB so that the first clear pixel is located at the bottom left of the package (look at the package). This orientation will ensure that the image captured using a lens will be oriented correctly.

Figure 51: Image Orientation With Relation To Camera Lens



The package pin locations after the sensor has been oriented correctly can be shown below.

Figure 52: First Clear Pixel and Pin Location (Looking Down on Cover Glass)





Revision History

Rev. R	
	• Updated Table 3, "Available Aspect Ratios in the AR0330 Sensor," on page 8
	Updated Table 5, "CLCC Package Pinout," on page 13
	Updated "Power-Up Sequence" on page 16
	Updated "Dual Readout Paths" on page 34
	Updated "Output Enable Control" on page 37
	• Updated Figure 30: "Gain Stages in AR0330 Sensor," on page 45
	Updated Table 31, "Recommended Sensor Analog Gain Tables," on page 45
	• Deleted Table 34, "Available Skip and Bin Modes in the AR0330 Sensor"
	• Updated Equation 23 on page 53
	• Updated Table 36, "Minimum Vertical Blanking Configuration," on page 53
	• Updated "Frame Readout" on page 57
Rev. Q	
	Updated master clock range in: The control of the control
	- Figure 2: "Typical Configuration: Serial Four-Lane HiSPi Interface," on page 9
	- Figure 3: "Typical Configuration: Serial MIPI," on page 10
	- Figure 4: "Typical Configuration: Parallel Pixel Data Interface," on page 11
	 Table 5, "CLCC Package Pinout," on page 13
	• Updated note for Table 6, "CSP (HiSPi/MIPI) Package Pinout," on page 14
	 Updated Table 9, "DC Electrical Definitions and Characteristics (MIPI Mode)," on
	page 19
	• Updated Table 10, "DC Electrical Definitions and Characteristics (HiSPi Mode)," on
	page 19
	• Updated Table 15, "I/O Timing," on page 22
	• Updated Figure 19: "PLL for the Parallel Interface," on page 34
	• Updated Figure 20: "PLL for the Serial Interface," on page 35
	• Updated "Slave Address/Data Direction Byte" on page 62
Rev. P	
	• Updated "Features" on page 1
	• Table 1, "Available Part Numbers," on page 1
	• Updated Figure 1: "Block Diagram," on page 7
	• Updated Figure 51: "Image Orientation With Relation To Camera Lens," on page 73
Dov. N	
	Removed Parallel/MIPI information:
	- deleted Table 7, "CSP (Parallel/MIPI) Package Pinout," on page 14
	- deleted Table 7, CSP (Parallel/MIP1) Package Pillout, on page 14 - deleted
Rev. M	
	• Updated Table 6, "CSP (HiSPi/MIPI) Package Pinout," on page 14
	• Updated Table 7, "CSP (Parallel/MIPI) Package Pinout," on page 14
	• Updated Table 9, "DC Electrical Definitions and Characteristics (MIPI Mode)," on
	page 19
	Updated trademarks



- Updated title of Figure 3: "Typical Configuration: Serial MIPI," on page 10
- Changed title of Table 5, "Pin Descriptions" to "CLCC Package Pinout"
- Replaced Table 6, "CSP Package Pin Descriptions" with Table 6, CSP (HiSPi/MIPI) Package Pinout and Table 7, "CSP (Parallel/MIPI) Package Pinout," on page 14
- Updated "Packages" on page 70
- Replaced Figure 52, CSP Package with Figure 50: "CSP HiSPi Package," on page 71 and Figure 53: "CSP Parallel/MIPI Package Outline Drawing," on page 74
- Replaced Table 44, "CSP Package Dimensions" with Table 46, CSP (Parallel/MIPI) Package Dimensions and Table 45, "CSP (MIPI/HiSPi) Package Dimensions," on page 72

- Updated to Production
- Updated Table 1, "Available Part Numbers," on page 1
- Updated Table 2, "Key Parameters," on page 1
- Updated Figure 1: "Block Diagram," on page 7
- Updated Table 4, "Available Working Modes in the AR0330 Sensor," on page 8
- Updated notes for Figure 2: "Typical Configuration: Serial Four-Lane HiSPi Interface," on page 9
- Updated notes for Figure 3: "Typical Configuration: Serial MIPI," on page 10
- Updated notes for Figure 4: "Typical Configuration: Parallel Pixel Data Interface," on page 11
- Updated Table 5, "CLCC Package Pinout," on page 13
- Updated "Power-Up Sequence" on page 16
- Updated Figure 6: "Power Up," on page 16
- Updated Table 7, "Power-Up Sequence," on page 17
- Updated "Power-Down Sequence" on page 18
- Updated Table 8, "Power-Down Sequence," on page 18
- Updated Figure 7: "Power Down," on page 18
- Added Table 9, "DC Electrical Definitions and Characteristics (MIPI Mode)," on page 19
- Updated Table 10, "DC Electrical Definitions and Characteristics (HiSPi Mode)," on page 19
- Updated Table 12, "Two-Wire Serial Interface Electrical Characteristics," on page 20
- Updated Table 13, "Two-Wire Serial Interface Timing Specifications," on page 20
- Updated Figure 8: "Two-Wire Serial Interface Timing Parameters," on page 21
- Updated Table 15, "I/O Timing," on page 22
- Updated Figure 17: "Relationship Between Readout Clock and Peak Pixel Rate," on page 33
- Updated Table 26, "PLL Parameters for the Serial Interface," on page 36
- Updated Table 27, "Example PLL Configurations for the Serial Interface," on page 36
- Added sentence to first paragraph under Figure 34: "Vertical Row Binning in the AR0330 Sensor," on page 50
- Updated Figure 39: "Example of the Slave Mode with a Flat-field Illumination," on page 57



Rev. J	 Updated Table 10, "DC Electrical Definitions and Characteristics (HiSPi Mode)," on page 19
	- 0
Rev. H	
	Updated Figure 50: "CSP HiSPi Package," on page 71 A LL LT LL 45 "CSP A UPL (Visible)" Package, " on page 71 To the control of the con
	 Added Table 45, "CSP (MIPI/HiSPi) Package Dimensions," on page 72
Rev.G	5/26/11
	• Updated Table 1, "Available Part Numbers," on page 1
	• Updated Table 2, "Key Parameters," on page 1
	• Updated Notes 8 and 10 in Figure 2: "Typical Configuration: Serial Four-Lane HiSPi
	Interface," on page 9
	• Updated Notes 8 and 10 in Figure 3: "Typical Configuration: Serial MIPI," on page 10
	• Updated Notes 7 and 9 in Figure 4: "Typical Configuration: Parallel Pixel Data Inter-
	face," on page 11
Rev. F, Advance	
1.0 1, 11	Updated Figure 2: "Typical Configuration: Serial Four-Lane HiSPi Interface," on
	page 9
	Updated Table 6, "CSP (HiSPi/MIPI) Package Pinout," on page 14
	Updated Figure 5: "CLCC Package Pin Descriptions," on page 15
D D 4 1	
Rev. E, Advance	
	Changed part number from AC0330 to AR0330
	Applied updated Aptina template Help of the control of the c
	Updated "Power-Up Sequence" on page 16 Held to the sequence of the seque
	Updated Figure 6: "Power Up," on page 16 Head of the control
	Updated Table 26, "PLL Parameters for the Serial Interface," on page 36 The latest and the serial Interface, and the
	Updated column 1 heading in Table 28, "Output Enable Control," on page 37 Table 28, "Description of the Control of t
	Updated Table 28, "Recommended Sensor Gain Tables," on page 44 The data of the data
	Updated Figure 30: "Gain Stages in AR0330 Sensor," on page 45 The desired for the sensor of th
	• Updated Figure 50: "CSP HiSPi Package," on page 71
Rev. D, Advance	11/1/10
	 Changed part number from MT9T002 to AC0330
	Updated "Features" on page 1
	Updated Table 1, "Key Parameters," on page 1
	Updated Table 2, "Available Part Numbers," on page 1
	Removed Figure 2: Gain Stages
	Updated first paragraph of "General Description" on page 7
	Moved Working Modes section to follow Functional Overview
	• Updated Figure 2: "Typical Configuration: Serial Four-Lane HiSPi Interface," on
	page 9
	 Updated Figure 3: "Typical Configuration: Serial MIPI," on page 10
	• Updated Figure 4: "Typical Configuration: Parallel Pixel Data Interface," on page 10
	• Updated Table 5, CLCC Package Pinout; moved it under new section "Pin Descrip-
	tions" on page 13
	 Added Table 6, "CSP (HiSPi/MIPI) Package Pinout," on page 14
	 Added Figure 5: "CLCC Package Pin Descriptions," on page 15



	Added "Sensor Initialization" on page 16
	Added "Sequencer" on page 33
	Added "Sensor PLL" on page 33
	Added "Pixel Output Interfaces" on page 37
	Added "Sensor Readout" on page 47
	• Updated "Subsampling" on page 50
	Added "Sensor Frame Rate" on page 52
	Added "Sensor Frame Rate" on page 52
	Updated "Slave Mode" on page 54
	Added "Frame Readout" on page 57
	Added "Two-Wire Serial Register Interface" on page 61
	Added "Packages" on page 70
Rev. C, Advance	5/3/10
new cyriavaniec	• Updated Table 5 on page 13.
	• Added Figure 2 on page 3.
	• Updated Figure 1 on page 7.
	 Updated pins on Figure 2 on page 9, Figure 3 on page 10 and Figure 4 on page 10.
	Changed input clock range to 6-64 MHz
	Removed high dynamic range from general description
	Removed STANDBY pad from Figure 2 on page 9 and Figure 4 on page 10
	Changed HiSPi to SLVS in Figure 5 on page 13
	Updated slave mode section
	Updated Figure 36 on page 45
	• Updated notes for Figure 2 on page 9, Figure 3 on page 10, and Figure 4 on page 10.
	• Updated Table 1 on page 1
Rev. B, Advance	4/08/10
20002,12000000000	Updated key parameters and general description
	• Updated Table 3
	Removed two-wire serial interface
	Added subsampling section
	• Updated Fig. 1 and Fig. 2
	• Added Fig. 3
Rev. A	2/10
ICV. Л	• Initial release
	initial release

• Added "Electrical Characteristics" on page 19

10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, HiSPi, A-Pix, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.