

# 1/7" VGA CMOS Image Sensor

GC0307 Data Sheet

V 2.0

GALAXYCORE INC.



**Document Revision History** 

Version	Date	Content	Amendment	
1.1	2008年11月	文档建立		
1.2	2008年12月	统一 pin 脚		
2.0	2009年2月	增加图像方		
		向指示		7 17
		$\alpha \alpha n T$		
MAT	ATTI			IL & Z
	HXY			
HAL		9 0 2		-
				-
				-
				_

GALAXYCORE CONFIDENTIAL



## Content

CHAPTER1. PRODUCT INTROUDUCTION	AT 1 T
1.1 TECHNICAL INDEXES OF PRODUCT	5
CHAPTER 2. SERIAL BUS COMMUNICATION	7
2.1 SERIAL BUS COMMUNICATION	
2.2 SERIAL BUS TIMING	8
2.3 Frame Timing	9
2.3 ELECTRICAL CHARACTERISTIC	10
CHAPTER 3 . REGISTER RELATED	.11
3.1 Register	.11
3.2 ISP RELATED	13
3.2.1 General	13 / 7
3.2.2 Black Calibration 3.2.3 Pre-Gain. 7.1.	16
3.2.4 Color Correction(CC)	
3.2.6 Defect Removal and noise removal	18
3.2.7 Interpolation and Edge enhance	18
3.2.8 RGB Gamma correction	19
3.2.9 Skin Correction	20
3.2.10 YC domain processing	20
3.2.11 ABS	21
3.2.12 Auto Saturation	21
3.2.13 Auto White Balance(AWB)	21
3.2.14 Auto Exposure Control(AEC)	22
3.2.15 Measure window	24
3.2.16 PGA Control table	25
3.2.17 PAGE1	27



### **Chapter 1. Product Introduction**

#### 1.1 Technical Indexes Of Product

### Introduction

GC0307 is a GalaxyCore's new VGA type CMOS image sensor, It has integrated the innovated pixel technology with advanced image signal processing module to provide a full functionality of a single chip VGA camera system. This product can output kinds of different size, such as VGA, manifold mode CIF, QVGA etc, and keep the same field of view, or more quicker frame rate.

User can set register to control the image's performance by 2-wire bidirectional synchronous serial bus. This sensor can output VGA-size at 30 frames per-second(fps). It also has function as AEC, AWB, LSC etc.

### **Function**

- 4T, pixel  $3.2 \mu x 3.2 \mu$ ,
- 1/7 inch VGA
- 10bit ADC ,programmable analog gain
- Standard serial communication interface compatible with I2C interface
- Supports Raw RGB , YCbCr and RGB565 etc formats
- Programmable VB , HB, any size of window select , mirror and upside down
- AWB
- AEC
- ABLC
- LSC
- Defect removal and noise removal
- Edge enhance
- CC
- Gamma
- Contrast, Saturation
- HUE adjustment
- Negative, relief etc Effect

### **Applications**

- Cell Phone
- MP4
- PC camera
- Toys
- Monitoring
- Others

### **Specifications**

ng)
)
:2:2
44 7
1
ız
hz
ız
/lhz
fer




Figure 1 GC0307 Pin Diagram

(Top View)



### 1.2 Pin Description

Pin Number	Name	Туре	Description	
A 1	AUDDOS	D	Analog Power, 2.5V, internal generated,	- == (
A1	AVDD25	Power	connect to ground via 0.1 µF or 1 uF capacitor	
A2	VREF	Power	Reference voltage, connect to ground via 0.1 µF capacitor	
A3/	SBDA	I/O	Serial Bus Data I/O	
A4 JL	SBCL	Input	Serial Bus Clock In	
A5	D7	Output	YUV/RGB Data output bit[7]	
B1	GND	Ground	Analog/Digital ground	
D2	DWDM	Lament	0: normal working mode	
B2	PWDN	Input	1: power down mode	
В3	HSYNC	output	Horizontal sync signal output	
B4	D6	output	YUV/RGB Data output bit[6]	
B5	D5	output	YUV/RGB Data output bit[5]	
C1	VSYNC	output	Vertical (frame) sync signal output	
C2	D0	output	YUV/RGB Data output bit[0]	
C3	D3	output	YUV/RGB Data output bit[3]	
C4	D4	output	YUV/RGB Data output bit[4]	
C5	PCLK	output	Output PCLK	- 1 7
D1	DVDD28	Power	Power, connect to ground via 0.1 µF capacitor	r7///
D2	D1	Output	YUV/RGB Data output bit[1]	IAL
D3 7	D2 /	Output	YUV/RGB Data output bit[2]	16 18 18 18 18 18 18 18 18 18 18 18 18 18
7/D4	DVDD18	Power	1.8V power for digital core, internal generated,	
	77 2 -		connect to ground via 0.1 µF or 1uF capacitor	
D5	IN_CLK	input	Master clock input	

a. D[7:0] 8 bit YUV or RGB data (D[7]MSB, D[0] LSB)

b. RESETB Pin did not exiting in the package, it has been pull up to high inside chip.



#### 1.3 GC0307 Funciton Mode

### **GC0307 Functions:**

- Pixel Array
- Clock generator
- ➤ Analog signal processor
- ➤ A/D convertor
- Testing pattern generator
- Digital signal processor
- Window sizing
- > Serial Communication Bus

### **Pixel Array**

GC0307 image sensor has pixel array of 640x480 (307, 200 pixels).

### **Coclk Generator**

Clock generator has following functions:

- ♦ Control pixel array and search address
- ♦ Frame rate control
- ♦ Control exposure
- Output external sync signals (VSYNC HSYNC, and PCLK)

### **Analog Singal Processing**

This module control analog related functions, include:

- Correlative double sampling circuit
- Signal sample/hold circuit
- Programmable Gain Amplifier circuit.

### A/D Convertor

After analog signal processing, raw image data which is in Bayer pattern will be converted to 10bits digital signal.

### **Testing Pattern Generator**

Testing Pattern Generator can produce the fixed test image for debugging and monitor calibration.

### **Digital Signal Processor**

- Black calibration
- Lens shading compensation
- Defect removal and noise removal
- Interpolation and Edge detection
- Skin correction
- Gamma control
- YC domain processing
- Auto Situation control
- Auto expose control
- Auto White balance
- Negative, relief etc Effect



### **Chapter 2. Serial Bus Communication**

#### 2.1 Serial Bus Communication

GC0307uses standard serial bus I2C protocol. Serial bus writing device ID is 42H.;Serial bus reading device ID is 43H.





Figure 3 Serial Communication State Diagram



**Address** 

Figure 6

S	42H	A	Register	A	S	43H	A	DataR1	A	•••	DataRN	NA	P
			Address										

Command Sequence for Single Reads

Figure 7 Command Sequence for Incremental Reads



\*Note:

: from master to slave

:from slave to master

S: Start

P: Stop

A: Acknowledge bit. (If there are more data to be read, send back "A")

NA: None-acknowledge bit. (If there are no more data to be read, send back "NA")

42H: Writing Address (8 bits)


43H: Reading Address (8 bits)

Register Address: Register Address (8 bits)

Data1, ..., DataN: data to be written (8 bits)

DataR1, ..., DataRN: data to be read (8 bits)


### 2.2 Serial Bus Timing



Parameter	Symbol	Min.	Max.	Unit
SBCL clock frequency	Fscl	0	400	KHz
Bus free time between a <b>stop</b> and a <b>start</b>	Tbuf	1.2	*	μs
Hold time for a repeated <b>start</b>	thd;sta	1.0	*	μs
LOW period of SBCL	Tlow	1.2	*	μs
HIGH period of SBCL	Thigh	1.0	*	μs
Set-up time for a repeated <b>start</b>	tsu;sta	1.2	*	ns
Data hold time	thd;dat	1.3	*	ns
Data Set-up time	tsu;dat	250	*	ns
Rise time of SBCL, SBDA	Tr	*	250	ns
Fall time of SBCL, SBDA	Tf	*	300	ns
Set-up time for a stop	tsu;sto	1.2	*	μs
Capacitive load of bus line (SBCL, SBDA)	Cb	*	*	pf



### 2.3 Frame Timing



	Parameter	Name	EQUATION	Eg.(VGA, YUV output, @24MHz)
				window_width=640
	Rt	Frame time	$Rt = window_width + 54 +$	HB=106
	Κt	Traine time	нв;	Rt=800*(1/12M)
				=10ms
	Rn	Row Number	Rn = window_height+VB	window_height=488 VB=112 Rn=600
7		Total	Ft = Rt*Rn  (exp <rn)< td=""><td>Ft=800*600*(1/12M)</td></rn)<>	Ft=800*600*(1/12M)
		Frame time	=Rt*exp (exp>Rn)	=40ms
	Dt	HSYNC	Dt = window_width	640
	Dί	Width	raw RGB same as YUVmode	
	St	Frame	$St = [reg0x1c]*Rt  (Raw \\ RGB)$	2
		Start time	= $[reg0x1c+8]*Rt(YUV mode)$	
	Et	Frame End	Et = [reg0x1d]*Rt	2
	El	time	Et -[regoxru]. Kt	
	Vs	VSYNC	Vs = (VB-St-Et)*Rt;	
	v 8	High Time	ν 5 – ( ν <b>D</b> -St-Et) · Kt,	

<sup>\*</sup>Note: set VB must meet: VB>(St+Et)



### 2.3 Electrical Characteristic

Symbol	Parameter	Min	Тур	Max	Unit
DVDD28	Power Supply	2.6	2.8	3.3	V
$I_{DDA}$	Power Supply Current		20		mA
$I_{\text{DDS-PWDN}}$	Standby Current		10	20	uA
$V_{IH}$	Input voltage HIGH	0.7* DVDD28	70777	TINLIN	N/
$V_{IL}$	Input voltage LOW		7 11\1B	0.3* DVDD28	/V/
V <sub>OH</sub>	Output voltage HIGH	0.9* DVDD28	10111		V
V <sub>OL</sub> 7	Output voltage LOW			0.1* DVDD28	V

Table 2 DC Characteristics





### Chapter 3 . Register Related

### 3.1 Register

*No	te: PO	(pag	e0),F	1 (page1	.)	
Address	Regist Nam		Bits	Default	R/O	Description
P0:0x00	Chip_	ID	8	0x99	RO /	Chip ID, Read only
P0:0x01	HB[7:	:0]_	8/	0x6a	RW	Horizontal blanking, unit: pixel processing time
P0:0x02	VB[7:	:0]	8	0x70	RW	Vertical blanking, unit: line process time. It can be used individually or combined with Hb to control frame rate. If expose time < ( Vb + window Height), frame rate will be controlled by( Vb + window Height). Otherwise frame rate will be controlled by expose time
P0:0x03		high	4			Expose time, unit: line process time,
P0:0x04	Exp	low	8	0x096	RW	0x03 for the high 4 bits of expose, $0x04$
						for the low 8 bits of expose register
P0:0x05				0x00	RW	Row starting
P0:0x06		low	8			
P0:0x07 P0:0x08		nign low	2	0x00	RW	COL starting
P0:0x09	// //			. ( //	KP,	Window height
P0:0x0a	w_heig	// 15	8	0x1e8	RW	Wildow neight
	ht		2			XX7 1 141
P0:0x0b	- I		8	0x280	RW	Window width
P0:0x0c	h_widt	low	8	UX26U	ΚW	
			_			[7:4]restg_width
P0:0x0d	rsh_wi	dth	8	0x22	RW	[3:0]sh_width
						Control mode 2
						[7] reserved
						[6] hsync mode
						1: hsync always on
P0:0x0e	CISCTI		8	0x02	RW	0: hsync only valid at active output
	ode2	2				[5] reserved
						[4:3] output_mode
						10: CIF
						0 1: evenskip 0 0: VGA
<u></u>	1					UU. YUA



	1		1	1		Ī
					[2] reserved	
					[1:0] exp_mode	
					Control mode 1	
					[7] pad_8mA	
P0:0x0f	CISCTL_m	8	0x32	RW	[6] reserved	
FU.UXUI	ode1	0	0x32	KVV	[5] upside down	TAT
					[4] mirror 7 7 7 7 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1	'/ / A/.
		rTT	701	$\Omega D L$	[3:0] reserved	
	VDIO	Y			High bit of HB and VB	
P0:0x10	VB[9:8] HB [9:8]	8/	0x00	RW	[5:4] VB[9:8]	
	пь [9.8]				[1:0] HB[9:8]	
	Dow. 40:1				[7] reserved	
P0:0x11	Row_tail	4	0x05	RW	[6:4] row_tail	
	AD_ctrl1				[3:0] AD_ctrl1	
D0-012	Analog	0	0-70	DW	reserved	
P0:0x12	mode 0	8	0x70	RW		
					[7]: restart new frame	
	CISCTL_res				[6:1]: reserved	
	tart				[0]: analog power down_en	
P0:0x13		2	0x00	RW	0: on	
	Analog				1 : off	
	power down				When power on ,Analog circuit is	
					closed, should set this open.	= = 1 T
P0:0x14	Reserved	8	0x00	R	Reserved	
DO 0 15	Analog	507	$\alpha \cap$		Reserved	
P0:0x15	mode1	18/	0xba	RW		25 2 2
	Analog	/_(			Reserved	
P0:0x16	mode2	8	0x13	RW		
P0:0x17	AD_ctrl2	7	0x52	RW	AD_ctrl2	
DO 0. 10	Analog		0 0	DIII	reserved	
P0:0x18	Mode 1	7	0xc0	RW		
P0:0x19	PGA1	3	0x06	RW	reserved	
P0:0x1a	PGA2	3	0x06	RW	reserved	
P0:0x1b	reserved	8	0x00	RW	reserved	
P0:0x1c	vs_st	8	0x02	RW	Frame start blank	
P0:0x1d	t	8	0x02	RW	Frame end blank	
P0:0x1e	-	8	0x0d	RW	reserved	
P0:0x1f		8	0x32	RW	reserved	
L		l	l	L	<u> </u>	



### 3.2 ISP Related

### 3.2.1 General

3.2.1 Ger	ierai				
Address	Register Name	Bits	Default	R/O	Description
P0:0x40	Blocks_enab	8	0x7e	RW	[7] close_frame_en [6] gamma enable [5] Edge enhancement enable [4] Interpolation enable [3] Defect removal enable [2] Noise removal enable [1] Lens-shading correction enable. [0] reserved
P0:0x41	Blocks_enab le2	8	0x2f	RW	[7] HP_mode [6] Inverse color output [5] ABS_en [4] YCP_as_en [3] AEC enable [2] AWB enable. [1] Skin detect enable [0] Color correction enable
P0:0x42	Debug_mod	8	0x10	RW	[7] data_delay_half_2pclk [6] extend_opclk_mode for subsample [5] allow_hsync_in_row_tail [4] reserved [3] skin map output [2] edge map (edge enhancement value) output [1] Output defect map [0] hsync_delay_half_2pclk
P0:0x43	More boundary mode o_pclk_enab le bypass_mod e		0x00	RW	[7] more_boundary_mode, [6] o_pclk output enable 1: output o_pclk 0: disable o_pclk (reset value) [5] reserved [4:0] bypass mode
P0:0x44	Output_for mat	8	0xe2	RW	Output mode setting:  total data bus width [9:0]  [7] reserved  [6] output enable, reset value is 0, that is hight-z  [5] averaging neighbors croma  [4] output o_pclk select



		1	ı	ı	T	1
					[3:0] output bus data type setting	
					0x00: CbYCr Y	
					0x01: CrYCbY	
					0x02: YCbYCr	
					0x03: YCrYCb	_ 1
	17 4				0x04:reserved 0x05:reserved 0x06: RGB 565	
					0x07: RGB x555	
					0x08: RGB 555x 0x09: RGB x444	
					0x0a: RGB 444x	
					Uxua: RGB 444x	
					0x0b: BGRG	
					0x0c: RGBG	
					0x0d: GBGR	
					0x0e: GRGB	
					0x11: only Y	
					0x12: only Cb	
					0x13: only Cr	- 17
	- 177	TT	$\alpha \alpha$	חח	0x14: only R 0x15: only G	IAL
	TAX	<i>Y(</i>		L	0x16: only B	
	11 11 11 11	<u> </u>			0x17: reserved	
					0x18: reserved	
					[7:5] Sub-sample row ratio 1:N, N=[1 $\sim$ 7]	
					Should not set as 0	
					[4:2] Sub-sample column ratio 1:N,	
	Subsample				N=[1~7]	
P0:0x45	ratio	8	0x27	RW	Should not set as 0	
	Input				[1:0] define type of the first pixel	
	sequence				0x00: grG first 0x01: R first	
					0x01: K first 0x02: B first	
					0x02: B first	
P0:0x46	ISP_devid	8	0x06	RO	Reserved	
10.0440	101 _uc viu		0.000	100	[7] test image mode 1	
					[6] PGA auto	
P0:0x47	Mode 1	8	0x20	RW	[5] dark_mode, should set as 0	
					[4] CbCr fixed en	



	1	1	1	1		1
					[3:2] dark sequence	
					[1] allow pclk around vsync edge	
					[0] test image mode2	
					[7] INBF enable, should set as 1	
					[6] reserved	
					[5] AEC_ exp mode	ran
					[4] ISP's CIF subsample	
	4	777	701	nn1	[3:2] clock divider	//
P0:0x48	Mode 2	$\sqrt{8}$	0xc3	RW	00:1 fractional frequency	
	II'A	h			0 1: 1/2 fractional frequency	
UL.		11 25			1 0: 1/4 fractional frequency	
					1 1 : 1/8 fractional frequency	
					[1] reserved	
DO 0 40	D'a 1	0	0.00	DW	[0] reserved	
P0:0x49	Dither mode		0x00	RW	reserved	
P0:0x4a	Clock gating	8	0x00	RW	reserved	
	enable					
P0:0x4b	Mode 3	8	0x00	RW	reserved	
P0:0x4c	reserved	8	0x00	RW	reserved	
P0:0x4e	reserved	8	0x22	RW	reserved	
					Synchronous signal output mode	
					[7:5] reserved	
					[4] opclk_gated_in_subsample	7
					1: Valid pclk gated enable,	' //
		TT	$\alpha \alpha$	n	If enable, only send out the valid	
$\alpha$	TAV		[ "// ]],	KH	o_pclk at sub-sample position's.	
	A A X	<i>Y</i> ((	1(/)		0: send out every o_pclk whenever	
	17 17 17 17	JL C			data is valid.	
					[3] pclk_gated_in HB, pclk gated in	
					HBLANK	
P0:0x4	sync				0: not gated	
d	mode	8	0x23	RW	1: gated	
	mode				[2] pclk_polarity	
					0: invert of isp_2pclk(isp_pclk)	
					1: as isp_2pclk(isp_pclk)	
					1: as isp_zpcik(isp_pcik) [1] hsync_polarity	
					0: low valid	
					1: high valid	
					[0] vsync_polarity	
					0: low valid	
					1: high valid	
					Notice: in bypass-isp mode	



P0:0x4	AWB	5	0x01	RW	[7:6] reserved
f	AEC				[5:4] AWB allow every 2^N frames
	every N				[3] reserved
					[2:0] AEC allow every N frames

#### 3.2.2 Black Calibration

3.2.2 Blac	ck Calibration	1				TMT AT
Address	Register Name	Bits	Defaul t	R/O	Description	ILAL
P0:0x35	Blk_mode	8	0x58	/ RW/	reserved/ / 1 / 1 / 1 / 1 / 1 / 1 / 1 / 1 / 1 /	
P0:0x36	Blk_limit_v alue	8	0x40	RW	reserved	
P0:0x37	Current G1 dark value	8	0x00	RW	Current G1 pixel type dark current value	
P0:0x38	Current R dark value	8	0x00	RW	Current R pixel type dark current value	
P0:0x39	Current B dark value	8	0x00	RW	Current B pixel type dark current value	
P0:0x3a	Current G2 dark value	8	0x00	RW	Current G2 pixel type dark current value	
P0:0x3b	Global_offs et	8	0x00	RW	Global offset	
P0:0x3c	Manual_off set_G1	8	0x00	RW	manual offset for G1 channel	n T A T
P0:0x3d	Manual_off set_R	8	0x00	RW	manual offset for R channel	IAL
P0:0x3e	Manual_off set_B	8	0x00	RW	manual offset for B channel	
P0:0x3f	Manual_off set_G2	8	0x00	RW	manual offset for G2 channel	
P0:0x56	Offset_ratio	8	0x77	RW	reserved	
P0:0x57	Dark_curre nt_rate	8	0x08	RW	reserved	
P0:0x58	Dark_curre nt_ratio	8	0x88	RW	reserved	
P0:0x59	Offset_mod e	8	0x1f	RW	reserved	

### 3.2.3 Pre-Gain

Address	Register Name	Bits	Defaul t	R/O	Description
P0:0x61	G1 manual gain	8	0x80	RW	manual gain for G1 channel. 0x80=1.0 times.



P0:0x63	Red manual	8	0x80	RW	manual gain for Red channel. 0x80=1.0
10.0003	gain	0	UXOU	17.44	times.
P0:0x65	Blue	8	0x98	RW	manual gain for Blue channel. 0x80=1.0
F0.0x03	manual gain	0	0.00		times.
P0:0x67	G2 manual	8	0x80	RW	manual gain for G2 channel. 0x80=1.0
FU.UXU7	gain		UXOU	IXVV	times.
P0:0x68	global_man	6	0x14	RW 7	Global manual gain for every channel.
10.000	ual_gain	rZT	7/13/		0x10=1.0 times
G/					

### 3.2.4 Color Correction(CC)

Addres s	Register Name	Bits	Defaul t	R/O	Description
P0:0x69	CC_matrix_	8	0x54	RW	Parameter1 for Color correction matrix.
P0:0x6a	CC_matrix_ 12	8	0xff	RW	Parameter2 for Color correction matrix.
P0:0x6b	CC_matrix_	8	0xfe	RW	Parameter3 for Color correction matrix.
P0:0x6c	CC_matrix_ 21	8	0xff	RW	Parameter4 for Color correction matrix.
P0:0x6d	CC_matrix_	8	0x5f	RW	Parameter5 for Color correction matrix.
P0:0x6e	CC_matrix_	8	0xe1	RW	Parameter6 for Color correction matrix.

### 3.2.5 Lens Shading compensation(LSC)

Address	Register Name	Bits	Defaul t	R/O	Description
P0:0x70	Decrease_g ain_1	6	0x14	RW	Reserved
P0:0x71	Decrease_g ain_2	6	0x1c	RW	Reserved
P0:0x72	Decrease_g ain_3	6	0x20	RW	Reserved
P0:0x73	Start radius	8	0x10	RW	Start position for LSC.
P0:0x74	Row center	8	0x3c	RW	Row center for LSC
P0:0x75	Column center	8	0x52	RW	Col center for LSC.



### 3.2.6 Defect Removal and noise removal

Address	Register Name	Bits	Default	R/O	Description	
P0:0x7d	DN_mode	7	0x0f	RW	Reserved	
P0:0x7e	DN_1	8	0x35	RW	Reserved	_
P0:0x7f	DN_2	8	0x86	RW	Reserved	7717
P0:0x80	DN_3	6	0x0c	RO	Reserved	IAI
P0:0x81	_DN_4 _	767	0x0c	RO	Reserved	
P0:0x82	DN_5	8	0x44	RO	Reserved	
P0:0x83	DD_TH1	8	0x18	RW	Reserved	
P0:0x84	DD_TH2	8	0x18	RW	Reserved	
P0:0x85	DD_TH3	8	0x04	RW	Reserved	
P0:0x87	DN_6	8	0x32	RW	Reserved	

### 3.2.7 Interpolation and Edge enhance

	Register		mance		
Address	Name	Bits	Default	R/O	Description
P0:0x5c	Auto EE_1	8	0x84	RW	Reserved
P0:0x5d	Auto EE_2	8	0x74	RW	Reserved
P0:0x5e	reserved	8	0x00	RO	Reserved
P0:0x5f	reserved	8	0x00	RO	Reserved
P0:0x88	diretion_1	5	0x06	RW	Reserved
P0:0x89	diretion_2	4	0x02	RW	Reserved
P0:0x8a	Edge1	8	0x60	RW	[7:4] edge 1 max threshold [3:0] edge 1 min threshold
P0:0x8b	Edge2	8	0x60	RW	[7:4] edge 2 max threshold [3:0] edge 2 min threshold
P0:0x8c	Edge mode	3	0x07	RW	reserved
P0:0x8d	Edge_effect	8	0xca	RO	reserved
P0:0x86	Edge2_th	8	0x02	RW	Edge 2 threshold
P0:0x8e	Edge1_th	8	0x02	RW	Edge 1 threshold
P0:0x50	INTP_LP_m ode	4	0x0c	RW	reserved
P0:0x51	Ee_dec_hig h	6	0x20	RW	reserved
P0:0x52	EE_dec_low	6	0x08	RW	reserved
P0:0x53	Ee_high_de c_rate EE_low_dec _rate	8	0x00	RW	reserved



### 3.2.8 RGB Gamma correction

\* Note : Controlled by auto\_gamma module  $\ \ , \ refer$  auto\_gamma  $_\circ$ 

Address	Register Name	Bits	Default	R/O	Description
P0:0x8f	Gamma_out	8	0xdb	RO	Each out value of knee_i. Knee0=0
P0:0x90	Gamma_out	8	0xe2	RO	Knee1=8
P0:0x91	Gamma_out 2	8	0xed	RO	Knee2=16
P0:0x92	Gamma_out	8	0xf6	RO	Knee3=24
P0:0x93	Gamma_out 4	8	0xfd	RO	Knee4=32
P0:0x94	Gamma_out 5	8	0x04	RO	Knee5=40
P0:0x95	Gamma_out	8	0x0e	RO	Knee6=48
P0:0x96	Gamma_out 7	8	0x1b	RO	Knee7=64
P0:0x97	Gamma_out	8	0x28	RO	Knee8=80
P0:0x98	Gamma_out	78	0x35	RO	Knee9\( \) 96
P0:0x99	Gamma_out	8	0x41	RO	Knee10=112
P0:0x9a	Gamma_out	8	0x4e	RO	Knee11=128
P0:0x9b	Gamma_out	8	0x67	RO	Knee12=144
P0:0x9c	Gamma_out	8	0x7e	RO	Knee13 =160
P0:0x9d	Gamma_out	8	0x94	RO	Knee14 = 192
P0:0x9e	Gamma_out	8	0xa7	RO	Knee15 = 224
P0:0x9f	Gamma_out	8	0xba	RO	Knee16 = 256



### 3.2.9 Skin Correction

Address	Register Name	Bits	Default	R/O	Description	
P0:0xa8	skin_Cb_ce nter	8	0xee	RW	Parameter1 for skin detection.	17
P0:0xa9	skin_Cr_ce nter	4	0x12	RW	Parameter2 for skin detection.	'/AL
P0:0xaa	skin_radius _high	4	0x01	RW	Parameter3 for skin detection.	
P0:0xab	skin_radius _low	8	0x20	RW	Parameter4 for skin detection.	
P0:0xac	Skin B high limit	8	0xf0	RW	Parameter5 for skin detection.	
P0:0xad	Skin B low limit	8	0x10	RW	Parameter6 for skin detection.	

### 3.2.10 YC domain processing

Address	Register Name	Bits	Default	R/O	Description
P0:0xa0	Saturation	8	0x40	RW	Global saturation, controlled by auto_saturation.
P0:0xa1	luma_contr	8	0x40	RW	Luma_contrast, notice center can be moved by 0x77.  1.7bits, 0x40=1.0
P0:0xa2	saturation_ Cb	8	0x48	RW	Cb saturation S2.5bits, 0x20=1.0
P0:0xa3	saturation_ Cr	8	0x48	RW	Cr saturation S2.5bits, 0x20=1.0
P0:0xa4	AS_high B start	8	0xc8	RW	High B start
P0:0xa5	AS_high B slope	8	0x02	RW	High B slope
P0:0xa6	AS_low B start	8	0x28	RW	Low B start
P0:0xa7	AS_low B slope	8	0x02	RW	Low B slope
P0:0x77	Contrast center	8	0x80	RW	Contrast center value
P0:0x78	Fixed_Cb	8	0x00	RW	When fixed_CbCr(0x47[4]) is on, Cb Cr
P0:0x79	Fixed_Cr	8	0x00	RW	value will be replaced by them. S7
P0:0x7a	Luma_offse t	8	0x00	RW	Add offset on luma value. S7.



P0:0x7b	Hue_cos	8	0x40	RW	Used for hue adjustment. S1.6
P0:0x7c	Hue_sin	8	0x00	I R/X/	Cb' = hue_cos*Cb - hue_sin*Cr Cr' = hue_sin*Cb + hue_cos*Cr

### 3.2.11 ABS

Address	Register Name	Bits	Default	R/O	Description
P0:0xae	_ABS_1	87	0x50	RW	Reserved
P0:0xaf	ABS_2	8	0x74	RW	Reserved
ITA		1			When ABS_en(0x41[5]) is on, it is
P0:0xb0	Y_black_le	8	0xe0	DΟ	controlled by ABS module.
PO:OXDO	vel	0	uxeu	0xe0 RO	When ABS_en is off, user can write it.
					S7
P0:0xb1	ABS_3	8	0x20	RW	Reserved
P0:0xb2	ABS_4	8	0x6c	RW	Reserved
P0:0xb3	ABS_5	7	0x40	RW	Reserved
P0:0xb4	ABS_6	8	0x04	RW	Reserved

### 3.2.12 Auto Saturation

Address	Register Name	Bits	Default	R/O	Description
P0:0xb5	Exp_low	8	0x70	RW	Auto saturation exposure low threshold
P0:0xb6	Gain_high	8	0x40	RW	Gain high threshold
P0:0xb7	Exp_slope	78	0x00	RW	Exposure slope
P0:0xb8	Gain slope	8	0x38	RW	Gain slope
P0:0xb9	Saturation limit	8	0xc3	RW	Saturation limit
P0:0xba	Total gain mode	4	0x0f	RW	Reserved

### 3.2.13 Auto White Balance (AWB)

	3.2.13 Pado Willie Balance (TWB)									
Address	Register Name	Bits	Default	R/O	Description					
P0:0xbb	AWB_0	8	0x42	RW	Parameter1 for AWB function.					
P0:0xbc	AWB_1	8	0x60	RW	Parameter2 for AWB function.					
P0:0xbd	AWB_2	8	0x50	RW	Parameter3 for AWB function.					
P0:0xbe	AWB_3	8	0x50	RW	Parameter4 for AWB function.					
P0:0xbf	AWB_4	8	0x0c	RW	Parameter5 for AWB function.					
P0:0xc0	AWB_5	4	0x06	RW	Parameter6 for AWB function.					
P0:0xc1	AWB_6	8	0x70	RW	Parameter7 for AWB function.					
P0:0xc2	AWB_7	8	0xf4	RW	Parameter8 for AWB function.					



P0:0xc3	AWB_8	8	0x40	RW	Parameter8 for AWB function.					
P0:0xc4	AWB_9	8	0x18	RW	Parameter10 for AWB function.					
	AWB				[7] reserved					
P0:0xc5	speed	8	0x33	RW	[6:4] AWB gain adjust speed, the bigger the					
10.0xc3	AWB	0	0.33	IXVV	quicker.					
	margin				[3:0] AWB adjust margin					
P0:0xc6	AWB_mod	787	0x1d	RW	Reserved THE LATER AND ADDRESS OF THE PROPERTY					
P0:0xc7	Current R	8	0x49	RO/R	Current frame AWB gain					
10.0xc7	gain/	,	JUK-47 JL	W	When AWB is on, they are controlled by					
P0:0xc8	Current G	8	0x40	RO/R	AWB.					
1 0.0%	gain	0	OAHO	W	When AWB is off, user can write them for					
P0:0xc9	Current B	8	0x4a	RO/R	manually adjust.					
10.000	gain	0	0x4a	W						
P0:0xca	R_gain_li mit	8	0x70	RW	AWB gain limit in R channel.					
P0:0xcb	G_gain_li mit	8	0x70	RW	AWB gain limit in G channel.					
P0:0xcc	B_gain_li	8	0x78	RW	AWB gain limit in B channel.					
	mit									
P0:0xcd	R_ratio	8	0x80	RW	After AWB adjust color gains, user can					
P0:0xce	G_ratio	8	0x7f	RW	arbitrary tune the color ratio of R/G/B.					
P0:0xcf	B_ratio	8	0x80	RW	Float 1.7, 0x80=1.0					
3.2.14 Auto	3.2.14 Auto Exposure Control(AEC)									

3.2.14 Auto	Exposure C	ontroi(	AEC)		
Address	Register Name	Bits	Default	R/O	Description
P0:0x20	AEC_1	8	0x02	RW	<ul><li>[7:4]reserved</li><li>[3:2] measure window mode</li><li>[1:0] center weight, weight for center window</li></ul>
P0:0x21	max post_gain	8	0xc0	RW	post_gain max limit
P0:0x22	max pre gain	8	0x60		pre_gain max limit
P0:0x23	AEC_igno re	8	0x88	RW	[7] ignore_mode [6:0]ignore_same_value
P0:0x24	AEC fast margin AEC_fast_ speed	8	0x96	RW	<ul><li>[7:4] AEC fast margin, X4</li><li>[3] reserved</li><li>[2:0] AEC fast speed</li></ul>
P0:0x25	AEC_low_ range	8	0x30	RW	Low range threshold



	AEG 1: :		<u> </u>		
P0:0x26	AEC_high _range	8	0xd0	RW	High range threshold
P0:0x27	reserved	8	0x00	RW	Reserved
P0:0x28	AEC_exp level_1 high	4	0x02	RO	[7:4] reserved [3:0] AEC exposure level 1 high 4 bits
P0:0x29	AEC_exp level_1 low	787	0x58	RO	AEC exposure level 1 low 8 bits this defines the fastest frame rate
0x2a	AEC_exp level_2 high	4	0x03	RO	[7:4] reserved [3:0] AEC exposure level 2 high 4 bits
P0:0x2b	AEC_exp level_2 low	8	0x84	RO	AEC exposure level 2 low 8 bits, lower frame rate
P0:0x2c	AEC_exp_ level_3 high	4	0x07	RO	[7:4] reserved [3:0] AEC exposure level 3 high 4 bits
P0:0x2d	AEC_exp_ level_3 low	8	0x08	RO	AEC exposure level 3 low 8 bits, more lower frame rate
P0:0x2e	AEC_exp_ level_4 high	4	0x0d	RO	[7:4] reserved [3:0] AEC exposure level 4 high 4 bits
P0:0x2f	AEC_exp_ level_4 low	<b>1</b> 8	0x7a	RO	AEC exposure level 4 low 8 bits, the lowest frame rate
P0:0x30	PGA_gain	8	0x20	RO	Current PGA gain indicator
P0:0x31	PGA_offse	8	0x00	RO	PGA offset indicator
P0:0x32	PGA_code	8	0x1c	RO	PGA code for PGA controller
P0:0x33	exp change gain	8	0x90	RW	Exposure change gain ratio, float 1.7
P0:0x34	PD_ratio	8	0x10	RW	Reserved
P0:0xd0	AEC measure mode	8	0x34	RW	[7:6] AEC close frame number [5:4] skin_weight [3] skip mode [2] measure_point, 1: before gamma, 0: after gamma [1] want PGA mosde [0] delta exp mode



DO: 0 11	4 - 11 - 14 - X/	0	055	DW	
P0:0xd1	target_Y	8	0x55	RW	expected luminance value
P0:0xd2	allow_mar gin AEC_spee d	7	0xf2	RW	[7:4] Luminance margin [3] reserved [2:0]AEC slow speed
P0:0xd3	Y_average	8	0x00	RO	Current frame luma average
P0:0xd4	AEC delta	8	0x96	RW	When delta_exp_mode open, exp will increase or decrease by this value.
P0:0xd5	AEC step2 sunlight	8	0x10	RW/	When exp smaller than flicker step, it will choose this step's integer times value.
P0:0xd6	anti_flicke r_step	8	0x96	RW	Exp will choose this value's integer times to avoid flicker.
P0:0xd7	exp_ min_l	8	0x40	RW	Expose minimum value of low 8bit
P0:0xd8	Exp_ min_l[11:8 ] Pga_chang e_times	8	0x02	RW	[7:4] high 4bit of Expose minimum value. [3:0] Pga_change_times
P0:0xd9	reserved	8	0x00	RW	reserved
P0:0xda	reserved	8	0x00	RW	reserved
P0:0xdb	Auto_post _gain	8	0x00	RO/R W	Precision float 2.6  When AEC on, it will controlled by AEC  When AEC off, user can write it.
P0:0xdc	Auto_pre_ gain	8	0x00	RO/R W	Precision float 2.6 When AEC on, it will controlled by AEC When AEC off, user can write it.
P0:0xdd	Max_exp_ level AAA _skip_mod e	8	0x22	RW	<ul> <li>[7:6] reserved</li> <li>[5:4] AEC max exposure level .</li> <li>[3] reserved</li> <li>[2] reserved</li> <li>[1] AWB skip mode</li> <li>[0] ABS skin mode</li> </ul>
P0:0xde	reserved	8	0x00	RW	reserved
P0:0xdf	reserved	8	0x00	RW	reserved
			5-200		

### 3.2.15 Measure window

\*Note: AWB/AEC/ABS share one window setting

Trote. Try By The Grab Share one window seeing									
Address	Register Name	Bits	Default	R/O	Description				
P0:0xe0	big_win_x 0	8	0x03	RW	Measure big window left column number				



big_win_y 0	8	0x02	RW	Measure big window left row number
big_win_x 1	8	0x27	RW	Measure big window right column number
big_win_y 1	8	0x1e	RW	Measure big window right row number
	787	0x3b	RW	Small window width 1
	8	0x6e	RW/	Small window width 2
Small_win _h1	8	0x2c	RW	Small window height 1
Small_win _h2	8	0x50	RW	Small window height 2
Small_win _h3	8	0x73	RW	Small window height 3
Close_fra me1	8	0x00	RW	Close frame number1
Close_fra me2	8	0x00	RW	Close frame number2
Close_fra me3	4	0x00	RW	[7:4] N/A [3:0]Close frame number
	big_win_x 1 big_win_y 1 Small_winw1 Small_winh1 Small_winh2 Small_winh2 Small_winh3 Close_frame1 Close_frame2	big_win_x 1 big_win_y 1 Small_win _w1 Small_win _h1 Small_win _h2 Small_win _h2 Small_win _h3 Close_fra me1 Close_fra me2 Close_fra 4	0         8         0x02           big_win_x         8         0x27           big_win_y         8         0x1e           Small_win         8         0x3b           Small_win         8         0x6e           Small_win         8         0x6e           Small_win         8         0x2c           Small_win         8         0x50           Small_win         8         0x73           Close_fra         8         0x00           Close_fra         8         0x00           Close_fra         8         0x00           Close_fra         4         0x00	0         8         0x02         RW           big_win_x         8         0x27         RW           big_win_y         8         0x1e         RW           Small_win         8         0x3b         RW           Small_win         8         0x6e         RW           Small_win         8         0x2c         RW           Small_win         8         0x50         RW           Small_win         8         0x73         RW           Close_fra         8         0x00         RW           Close_fra         8         0x00         RW           Close_fra         8         0x00         RW           Close_fra         4         0x00         RW

	mes				[5:0]Close frame number	
	Control tab	// //	A, user sho	ould con	figure this table.	AL
Address	Register Name	Bits	Default	R/O	Description	
P1: 0x00	PGA_gain _0	8	0x20	RW	Parameter1 for PGA control.	
P1:0x01	PGA_gain _1	8	0x20	RW	Parameter2 for PGA control.	
P1:0x02	PGA_gain _2	8	0x20	RW	Parameter3 for PGA control.	
P1:0x03	PGA_gain _3	8	0x20	RW	Parameter4 for PGA control.	
P1:0x04	PGA_gain _4	8	0x78	RW	Parameter5 for PGA control.	
P1:0x05	PGA_gain _5	8	0x78	RW	Parameter6 for PGA control.	
P1:0x06	PGA_gain _6	8	0x78	RW	Parameter7 for PGA control.	



P1:0x0	7 PGA_gain _7	8	0x78	RW	Parameter8 for PGA control.	
P1:0x1	PGA_gain _0_code	8	0x04	RW	Parameter9 for PGA control.	
P1:0x1	PGA_gain _1_code	8	0x04	RW	Parameter10 for PGA control.	
P1:0x1	PGA_gain _2_code	717	0x04	RW	Parameter 11 for PGA control.	/
P1:0x1	PGA_gain _3_code	8	0x04	RW/	Parameter 12 for PGA control.	
P1:0x1	PGA_gain _4_code	8	0x01	RW	Parameter13 for PGA control.	
P1:0x1	5 PGA_gain _5_code	8	0x01	RW	Parameter14 for PGA control.	
P1:0x1	6 PGA_gain _6_code	8	0x01	RW	Parameter15 for PGA control.	
P1:0x1	PGA_gain _7_code	8	0x01	RW	Parameter16 for PGA control.	
P1:0x2	PGA_offse t_0	8	0x00	RW	Parameter17 for PGA control.	
P1:0x2	PGA_offse t_1	8	0x00	RW	Parameter18 for PGA control.	
P1:0x2	PGA_offse t_2	8	0x00	RW	Parameter 19 for PGA control.	
P1:0x2	PGA_offse	8	0x00	RW	Parameter 20 for PGA control.	
P1:0x2	PGA_offse t_4	8	0x00	RW	Parameter21 for PGA control.	
P1:0x2	5 PGA_offse t_5	8	0x00	RW	Parameter22 for PGA control.	
P1:0x2	6 PGA_offse t_6	8	0x00	RW	Parameter23 for PGA control.	
P1:0x2	PGA_offse t_7	8	0x00	RW	Parameter24 for PGA control.	
P1:0x4	PGAC mode	8	0x11	RW	Reserved.	



### 3.2.17 PAGE1

Address	Register Name	Bits	Default	R/O	Description	
LSC			•			
P1:0x45	LSC_red_ b2	8	0x06	RW	Parameter1 for the red channel of LSC.	77
P1:0x46	LSC_gree n_b2	787	0x06	RW	Parameter 1 for the green channel of LSC.	
P1:0x47	LSC_blue _b2	8	0x05	RW	Parameter1 for the blue channel of LSC.	
P1:0x48	LSC_red_ b4	8	0x04	RW	Parameter2 for the red channel of LSC.	
P1:0x49	LSC_gree n_b4	8	0x03	RW	Parameter2 for the green channel of LSC.	
P1:0x4a	LSC_blue _b4	8	0x03	RW	Parameter2 for the blue channel of LSC.	
More AWB	parameters					
P1:0x62	AWB_left _Cb	8	0xd8	RW	Parameter1 for AWB left range	
P1:0x63	AWB_left _Cr	8	0x24	RW	Parameter2 for AWB left range	
P1:0x64	AWB_left _C_max	8	0x24	RW	Parameter3 for AWB left range	T
P1:0x65	AWB_righ	-8	0x24	RW	Parameter1 for AWB right range	<i>. f</i>
P1:0x66	AWB_righ _t_Cr	8/	0xd8	RW	Parameter2 for AWB right range	
P1:0x67	AWB_righ t_C_max	8	0x24	RW	Parameter3 for AWB right range	



Additional C	C matrix					
P1:0x69	CC_mod	2	0x03	R W	[7:2] N/A [1] CC_mode [0]Range_mode	
P1:0x70	CC_matri x_11_G	8	0x5d	R W	Parameter1 for G range.	771
P1:0x71	CC_matri x_12_G	7 87	0xed	R W	Parameter2 for G range.	
P1:0x72	CC_matri x_13_G	8	Oxff	R W	Parameter3 for G range.	
P1:0x73	CC_matri x_21_G	8	0xe5	R W	Parameter4 for G range.	
P1:0x74	CC_matri x_22_G	8	0x5f	R W	Parameter5 for G range.	
P1:0x75	CC_matri x_23_G	8	0xe6	R W	Parameter6 for G range.	
P1:0x76	CC_matri x_11_B	8	0x41	R W	Parameter1 for B range.	
P1:0x77	CC_matri x_12_B	8	0xef	R W	Parameter2 for B range.	
P1:0x78	CC_matri x_13_B	8	0xff	R W	Parameter3 for B range.	
P1:0x79	CC_matri x_21_B	8	0xff	R W	Parameter4 for B range.	TAL,
P1:0x7A	CC_matri x_22_B	8	0x5f	R W	Parameter5 for B range.	
P1:0x7B	CC_matri x_23_B	8	0xfa	R W	Parameter6 for B range.	