

# **PCA9671**

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

Rev. 3 — 29 September 2011

**Product data sheet** 

## 1. General description

The PCA9671 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I<sup>2</sup>C-bus) and is a part of the Fast-mode Plus (Fm+) family.

The PCA9671 is a drop in upgrade for the PCF8575 providing higher I<sup>2</sup>C-bus speeds (1 MHz versus 400 kHz) so that the output can support PWM dimming of LEDs, higher I<sup>2</sup>C-bus drive (30 mA versus 3 mA) so that many more devices can be on the bus without the need for bus buffers, higher total package sink capacity (400 mA versus 100 mA) that supports having all 25 mA LEDs on at the same time and more device addresses (64 versus 8) to allow many more devices on the bus without address conflicts.

The difference between the PCA9671 and the PCF8575 is that the interrupt output on the PCF8575 is replaced by a RESET input on the PCA9671.

The device consists of a 16-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCA9671 has a low current consumption and includes latched outputs with 25 mA high current drive capability for directly driving LEDs. The internal Power-On Reset (POR), hardware reset pin (RESET) or software reset sequence initializes the I/Os as inputs.

#### 2. Features and benefits

- 1 MHz I<sup>2</sup>C-bus interface
- Compliant with the I<sup>2</sup>C-bus Fast-mode and Standard-mode
- SDA with 30 mA sink capability for 4000 pF buses
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW reset input
- 64 programmable slave addresses using 3 address pins
- Readable device ID (manufacturer, device type, and revision)
- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO24, TSSOP24, HVQFN24, DHVQFN24



## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# 3. Applications

- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones
- Gaming machines
- Instrumentation and test measurement


# 4. Ordering information


#### Table 1. Ordering information

Туре	Topside	Package		
number	mark	Name	Description	Version
PCA9671D	PCA9671D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9671PW	PCA9671PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9671BQ	9671	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT815-1
PCA9671BS	9671	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 $\times$ 4 $\times$ 0.85 mm	SOT616-1

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# 5. Block diagram






## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# 6. Pinning information

## 6.1 Pinning



## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 6.2 Pin description

Table 2. Pin description

Symbol	Pin		Description
	SO24, TSSOP24, DHVQFN24	HVQFN24	
RESET	1	22	reset input (active LOW)
AD1	2	23	address input 1
AD2	3	24	address input 2
P00	4	1	quasi-bidirectional I/O 00
P01	5	2	quasi-bidirectional I/O 01
P02	6	3	quasi-bidirectional I/O 02
P03	7	4	quasi-bidirectional I/O 03
P04	8	5	quasi-bidirectional I/O 04
P05	9	6	quasi-bidirectional I/O 05
P06	10	7	quasi-bidirectional I/O 06
P07	11	8	quasi-bidirectional I/O 07
$V_{SS}$	12 <sup>[1]</sup>	9 <u>[1]</u>	supply ground
P10	13	10	quasi-bidirectional I/O 10
P11	14	11	quasi-bidirectional I/O 11
P12	15	12	quasi-bidirectional I/O 12
P13	16	13	quasi-bidirectional I/O 13
P14	17	14	quasi-bidirectional I/O 14
P15	18	15	quasi-bidirectional I/O 15
P16	19	16	quasi-bidirectional I/O 16
P17	20	17	quasi-bidirectional I/O 17
AD0	21	18	address input 0
SCL	22	19	serial clock line input
SDA	23	20	serial data line input/output
$V_{DD}$	24	21	supply voltage

<sup>[1]</sup> HVQFN24 and DHVQFN24 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 7. Functional description

Refer to Figure 1 "Block diagram of PCA9671".


#### 7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9671 is shown in <u>Figure 7</u>. Slave address pins AD2, AD1, and AD0 choose 1 of 64 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1, and AD0. Address values depending on AD2, AD1, and AD0 can be found in Table 3 "PCA9671 address map".

**Remark:** The General Call address (0000 0000) and the Device ID address (1111 100X) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA9671 not to acknowledge.

**Remark:** Reserved I<sup>2</sup>C-bus addresses must be used with caution since they can interfere with:

- "reserved for future use" I2C-bus addresses (0000 011, 1111 101, 1111 110, 1111 111)
- slave devices that use the 10-bit addressing scheme (1111 0xx)
- High speed mode (Hs-mode) master code (0000 1xx)



The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD2, AD1 and AD0 are held to  $V_{DD}$  or  $V_{SS}$ , the same address as the PCF8575 is applied.

#### 7.1.1 Address maps

Table 3. PCA9671 address map

AD2	AD1	AD0	A6	A5	A4	А3	A2	<b>A</b> 1	A0	Address (hex)
$V_{SS}$	SCL	$V_{SS}$	0	0	1	0	0	0	0	20h
$V_{SS}$	SCL	$V_{DD}$	0	0	1	0	0	0	1	22h
$V_{SS}$	SDA	$V_{SS}$	0	0	1	0	0	1	0	24h
$V_{SS}$	SDA	$V_{DD}$	0	0	1	0	0	1	1	26h
$V_{DD}$	SCL	$V_{SS}$	0	0	1	0	1	0	0	28h
$V_{DD}$	SCL	$V_{DD}$	0	0	1	0	1	0	1	2Ah
$V_{DD}$	SDA	$V_{SS}$	0	0	1	0	1	1	0	2Ch
$V_{DD}$	SDA	$V_{DD}$	0	0	1	0	1	1	1	2Eh

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

Table 3. PCA9671 address map ...continued

V/SS         SCL         SCL         O         0         1         1         0         0         30h           V/SS         SCL         SDA         0         0         1         1         0         0         1         32h           V/SS         SDA         SCL         0         0         1         1         0         1         32h           V/SS         SDA         SDA         0         0         1         1         0         1         33h           V/DD         SCL         SDA         0         0         1         1         1         0         0         38h           V/DD         SDA         SDA         0         0         1         1         1         0         0         38h           V/DD         SDA         SDA         0         0         1         1         1         1         1         38h         38h           V/SS         VSS         VSS         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	ADC	A D4	AD2	A C		A 4	A 0	4.0	A 4	4.0	A d d //
SS   SCL   SDA   O   O   1   1   O   O   1   32h     SS   SDA   SCL   O   O   1   1   O   O   1   32h     SS   SDA   SCL   O   O   1   1   O   O   1   O   34h     SS   SDA   SDA   O   O   1   1   O   O   1   O   34h     SS   SDA   SDA   O   O   O   O   O   O   38h     SDA   SCL   SDA   O   O   O   O   O   O   38h     SDA   SCL   SDA   O   O   O   O   O   O   O   38h     SDA   SCL   SDA   O   O   O   O   O   O   O   O     SDA   SCL   O   O   O   O   O   O   O   O   O     SDA   SDA   SDA   O   O   O   O   O   O   O   O     SDA   SDA   SDA   O   O   O   O   O   O   O   O     SDA   SDA   SDA   O   O   O   O   O   O   O   O     SDA   SDA   SDA   O   O   O   O   O   O   O   O     SDA   SDA   SDA   O   O   O   O   O   O   O   O     SDA   SDA   SDA   O   O   O   O   O   O   O   O     SUS   VSS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   O   O   O   O   O   O   O   O     SUS   VSS   VSS   SUS   O   O   O   O   O   O   O     SUS   VSS   SCL   O   O   O   O   O   O   O     SUS   SUS   SUS   SUS   O   O   O   O   O   O     SUS   SUS   SUS   SUS   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O   O     SUS   SUS   SUS   O   O   O   O   O   O   O   O     S	AD2	AD1	AD0	A6	A5	A4	A3	A2	A1	A0	Address (hex)
SS											
SS   SDA   SDA   SDA   SCL											
Nob         SCL         SCL         O         0         1         1         1         0         0         38h           Nob         SCL         SDA         0         0         1         1         1         0         1         3Ah           Nob         SDA         SCL         0         0         1         1         1         1         0         3Ah           Nob         SDA         SDA         0         0         1         2         1         2         0         0         0         0         1         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>											
Vodo         SCL         SDA         0         0         1         1         1         0         1         3Ah           Vodo         SDA         SCL         0         0         1         1         1         1         0         3Ch           Vodo         SDA         SDA         0         0         1         1         1         1         1         1         3Eh           Vos         VSS         VSS         0         1         0         0         0         0         0         40h           VsS         VSS         VSS         0         1         0         0         0         0         1         42h           VsS         VSS         VSS         0         1         0         0         0         1         44h           VsS         VSS         VSS         0         1         0         0         1         1         44h           VsS         VSS         VSS         0         1         0         0         1         1         4Ah           VsS         VSS         SCL         0         1         0         0         1         1											
Vodo         SDA         SCL         0         0         1         1         1         1         0         3Ch           Vodo         SDA         SDA         0         0         1         1         1         1         1         3Eh           Vodo         SDA         SDA         0         0         1         1         1         1         1         1         3Eh           Vos         VSS         VSD         0         1         0         0         0         0         44h           Vos         VDD         0         1         0         0         0         1         44h           Vob         VSS         0         1         0         0         1         0         44h           Vob         VSS         0         1         0         0         1         0         44h           Vob         VSS         0         1         0         0         1         0         44h           Vob         VSS         0         1         0         0         1         1         44h           VsS         VSS         SCL         0         1											
Arbon         SDA         SDA         O         O         I         I         I         I         I         I         J	$V_{DD}$										
VSS         VSS         VSS         O         1         O         O         O         O         40h           VSS         VSS         VDD         O         1         O         O         O         O         1         42h           VSS         VDD         VSS         O         1         O         O         O         1         42h           VSS         VDD         VDD         O         1         O         O         O         1         44h           VDD         VSS         VSS         O         1         O         O         1         O         O         48h           VDD         VSS         VSS         O         1         O         O         1         O         O         44h           VDD         VSS         O         1         O         O         1         O         O         1         A4h           VDD         VDD         VSD         O         1         O         O         1         O         A4h           VSS         SDA         O         1         O         1         O         1         O         A5h <t< td=""><td><math>V_{DD}</math></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	$V_{DD}$										
VSS         VSS         VDD         0         1         0         0         0         0         1         42h           VSS         VDD         VSS         0         1         0         0         0         1         0         44h           VSS         VDD         0         1         0         0         0         1         1         46h           VDD         VSS         VSS         0         1         0         0         1         0         0         48h           VDD         VSS         VSS         0         1         0         0         1         0         0         1         4Ah           VDD         VSS         0         1         0         0         1         1         0         4Ch           VSS         VSS         SCL         0         1         0         1         0         0         1         2         1           VSS         VDD         SCL         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0	$V_{DD}$										
Ass         Vod         Vss         0         1         0         0         0         1         0         44h           Ass         Vod         Vod         0         1         0         0         0         1         0         44h           Ass         Vod         Vod         1         0         0         1         0         0         44h           Ass         Vod         0         1         0         0         1         0         0         44h           Ass         Vod         0         1         0         0         1         0         44h           Ass         Vod         0         1         0         0         1         0         44h           Ass         Vod         Vod         0         1         0         0         1         44h           Ass         Vod         0         1         0         0         1         44h           Ass         Vod         0         1         0         1         0         0         0           Ass         Vod         0         1         0         1         0         1         0<	$V_{SS}$										
S/SS         VDD         VDD         0         1         0         0         0         1         1         46h           JDD         VSS         VSS         0         1         0         0         1         0         0         48h           JDD         VSS         VDD         0         1         0         0         1         0         0         44h           JDD         VDD         VSS         0         1         0         0         1         0         44h           JDD         VDD         VDD         0         1         0         0         1         1         0         44h           JSS         VSS         SCL         0         1         0         1         0         0         0         50h           JSS         VSS         SDA         0         1         0         1         0         1         0         1         0         54h           JDD         VSS         SCL         0         1         0         1         0         1         1         0         55h           JDD         VDD         SCL         0         1	$V_{SS}$										
No         Vest         V	$V_{SS}$	$V_{DD}$	$V_{SS}$					0		0	
A/DD         Vss         VDD         0         1         0         0         1         4Ah           A/DD         VDD         VSS         0         1         0         0         1         0         4Ch           A/DD         VDD         VSS         0         1         0         0         1         1         0         4Ch           A/DD         VDD         VDD         0         1         0         0         1         1         0         4Ch           A/SS         VSS         SCL         0         1         0         1         0         0         0         50h           A/SS         VDD         SCL         0         1         0         0	$V_{SS}$	$V_{DD}$	$V_{DD}$	0					1	1	46h
A/DD         VDD         VSS         0         1         0         0         1         1         0         4Ch           A/DD         VDD         0         1         0         0         1         1         1         4Eh           A/SS         VSS         SCL         0         1         0         0         0         50h           A/SS         VSS         SCL         0         1         0         1         0         0         50h           A/SS         VSD         SCL         0         1         0         1         0         1         0         54h           A/SS         VDD         SDA         0         1         0         1         0         1         0         54h           A/SS         VDD         SDA         0         1         0         1         0         1         0         54h           A/SS         SDA         0         1         0         1         0         1         0         1         55h           A/DD         VSS         SDA         0         1         0         1         1         1         1         1	$V_{DD}$	$V_{SS}$	$V_{SS}$	0	1	0	0	1	0	0	48h
Vod         Vod         Vod         1         0         0         1         1         1         4Eh           Vos         Vod         0         1         0         1         0         0         0         50h           Vos         SDA         0         1         0         1         0         0         0         50h           Vos         SDA         0         1         0         1         0         1         0         54h           Vos         SDA         0         1         0         1         0         1         0         54h           Vos         SDA         0         1         0         1         0         1         0         54h           Vos         SDA         0         1         0         1         1         0         0         58h           Vos         SDA         0         1         0         1         1         0         1         5Ah           Vos         SDA         0         1         0         1         1         1         1         1         1         1         1         1         1         1	$V_{DD}$	$V_{SS}$	$V_{DD}$	0	1	0	0	1	0	1	4Ah
V/SS         VSS         SCL         0         1         0         1         0         0         50h           V/SS         VSS         SDA         0         1         0         1         0         0         1         52h           V/SS         VDD         SCL         0         1         0         1         0         54h           V/DD         SDA         0         1         0         1         0         1         56h           V/DD         SDA         0         1         0         1         0         1         56h           V/DD         VSS         SDA         0         1         0         1         1         0         0         58h           V/DD         VSS         SDA         0         1         0         1         1         0         1         55h           SCL         SCL         VSS         1         0         1         0         1         0         1         0         0         0         A0h           SCL         SCL         VSS         1         0         1         0         0         0         1         A4h	$V_{DD}$	$V_{DD}$	$V_{SS}$	0	1	0	0	1	1	0	4Ch
Vss         Vss         SDA         0         1         0         1         0         1         52h           Vss         Vpd         SCL         0         1         0         1         0         1         0         54h           Vss         Vpd         SDA         0         1         0         1         0         1         56h           Vpd         SDA         0         1         0         1         1         0         0         58h           Vpd         Vss         SDA         0         1         0         1         1         0         1         5Ah           Vpd         Vpd         SCL         0         1         0         1         1         1         0         5Ch           Vpd         Vpd         SDA         0         1         0         1         1         1         1         1         5Eh           SCL         SCL         Vss         1         0         1         0         0         0         0         A0h           SCL         SDA         Vpd         1         0         1         0         0         0 <t< td=""><td><math>V_{DD}</math></td><td><math>V_{DD}</math></td><td><math>V_{DD}</math></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>4Eh</td></t<>	$V_{DD}$	$V_{DD}$	$V_{DD}$	0	1	0	0	1	1	1	4Eh
VSS         VDD         SCL         0         1         0         1         0         54h           VSS         VDD         SDA         0         1         0         1         0         54h           VDD         VSS         SCL         0         1         0         1         0         58h           VDD         VSS         SDA         0         1         0         1         1         0         58h           VDD         VSS         SDA         0         1         0         1         1         0         56h           VDD         VDD         SCL         0         1         0         1         1         0         56h           MDD         VDD         SDA         0         1         0         1         1         1         1         56h           SCL         SCL         VSS         1         0         1         0         0         0         0         A4h           SCL         SDA         VSS         1         0         1         0         0         1         A6h           SDA         SCL         VDD         1         0	$V_{SS}$	$V_{SS}$	SCL	0	1	0	1	0	0	0	50h
VSS         VDD         SDA         0         1         0         1         0         1         56h           VDD         VSS         SCL         0         1         0         1         1         0         0         58h           VDD         VSS         SDA         0         1         0         1         1         0         1         5Ah           VDD         VDD         SCL         0         1         0         1         1         1         0         5Ch           VDD         SDA         0         1         0         1         1         1         1         5Eh           SCL         SCL         VSS         1         0         1         0         0         0         AOh           SCL         SCL         VDD         1         0         1         0         0         0         1         AAh           SCL         SCL         VSS         1         0         1         0         0         1         AAh           SDA         SCL         VSS         1         0         1         0         1         0         AAh	$V_{SS}$	$V_{SS}$	SDA	0	1	0	1	0	0	1	52h
VDD         VSS         SCL         0         1         0         1         1         0         58h           VDD         VSS         SDA         0         1         0         1         1         0         1         5Ah           VDD         VDD         SCL         0         1         0         1         1         1         0         5Ch           DD         VDD         SDA         0         1         0         1         1         1         1         5Ch           SCL         SCL         VSS         1         0         1         0         0         0         0         A0h           SCL         SCL         VDD         1         0         1         0         0         0         1         A2h           SCL         SDA         VSS         1         0         1         0         0         1         A4h           SCL         SDA         VDD         1         0         1         0         1         0         A4h           SDA         SDA         VDD         1         0         1         0         1         0         AAh <td><math>V_{SS}</math></td> <td><math>V_{DD}</math></td> <td>SCL</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>54h</td>	$V_{SS}$	$V_{DD}$	SCL	0	1	0	1	0	1	0	54h
Vod         VSS         SDA         0         1         0         1         1         0         1         5Ah           VDD         VDD         SCL         0         1         0         1         1         1         0         5Ch           VDD         VDD         SDA         0         1         0         1         1         1         1         5Eh           SCL         SCL         VSS         1         0         1         0         0         0         0         A0h           SCL         SCL         VDD         1         0         1         0         0         0         1         A2h           SCL         SDA         VSS         1         0         1         0         0         1         A4h           SCL         SDA         VDD         1         0         1         0         1         AAh           SDA         SCL         VDD         1         0         1         0         1         AAh           SDA         SDA         VDD         1         0         1         0         1         1         AAh           SCL	$V_{SS}$	$V_{DD}$	SDA	0	1	0	1	0	1	1	56h
VDD         VDD         SCL         0         1         0         1         1         1         0         5Ch           VDD         VDD         SDA         0         1         0         1         1         1         1         5Eh           SCL         SCL         VSS         1         0         1         0         0         0         A0h           SCL         SCL         VDD         1         0         1         0         0         0         A0h           SCL         SDA         VSS         1         0         1         0         0         0         1         A2h           SCL         SDA         VSS         1         0         1         0         0         A4h         A4h           SCL         SDA         VDD         1         0         1         0         0         A8h	$V_{DD}$	$V_{SS}$	SCL	0	1	0	1	1	0	0	58h
VDD         SDA         0         1         0         1         1         1         1         5Eh           SCL         SCL         VSS         1         0         1         0         0         0         A0h           SCL         SCL         VDD         1         0         1         0         0         0         1         A2h           SCL         SDA         VSS         1         0         1         0         0         1         0         A4h           SCL         SDA         VDD         1         0         1         0         0         1         0         A4h           SDA         SCL         VSS         1         0         1         0         1         0         A8h           SDA         SCL         VDD         1         0         1         0         1         0         AAh           SDA         SDA         VSS         1         0         1         0         1         1         0         ACh           SDA         SDA         VDD         1         0         1         0         1         1         0         0 <t< td=""><td><math>V_{DD}</math></td><td><math>V_{SS}</math></td><td>SDA</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>5Ah</td></t<>	$V_{DD}$	$V_{SS}$	SDA	0	1	0	1	1	0	1	5Ah
SCL SCL V <sub>SS</sub> 1 0 1 0 0 0 0 0 A0h SCL SCL V <sub>DD</sub> 1 0 1 0 0 0 0 1 A2h SCL SDA V <sub>SS</sub> 1 0 1 0 0 0 1 0 A4h SCL SDA V <sub>DD</sub> 1 0 1 0 0 1 1 A6h SCL SDA V <sub>DD</sub> 1 0 1 0 0 1 1 A6h SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 0 A8h SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 AAh SDA SDA V <sub>SS</sub> 1 0 1 0 1 0 ACh SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 AAh SCL SCL SCL I 0 1 1 AEh SCL SCL SCL I 0 1 B2h SCL SCL SDA I 0 1 1 B2h SCL SDA SDA SCL I 0 1 1 B6h SCL SCL SDA I 0 1 1 1 1 B6h SCL SCL SCL SCL I 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$V_{DD}$	$V_{DD}$	SCL	0	1	0	1	1	1	0	5Ch
SCL SCL V <sub>DD</sub> 1 0 1 0 0 0 0 1 A2h  SCL SDA V <sub>SS</sub> 1 0 1 0 0 1 0 A4h  SCL SDA V <sub>DD</sub> 1 0 1 0 0 1 1 A6h  SDA SCL V <sub>SS</sub> 1 0 1 0 1 0 0 A8h  SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 1 AAh  SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 AAh  SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 AAh  SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 AAh  SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 AAH  SCL SCL SCL 1 0 1 1 1 1 AEH  SCL SCL SCL 1 0 1 1 1 BAH  SCL SCL SDA 1 0 1 1 0 1 BAH  SCL SDA SDA SDA I 0 1 1 1 1 0 BAH  SCL SCL SCL SCL 1 0 1 1 1 1 0 BAH  SCL SCL SCL SDA 1 0 1 1 1 1 0 BAH  SCL SCL SCL SDA 1 0 1 1 1 1 0 BAH  SCL SCL SDA SCL I 0 1 1 1 1 0 BAH	$V_{DD}$	$V_{DD}$	SDA	0	1	0	1	1	1	1	5Eh
SCL SDA V <sub>SS</sub> 1 0 1 0 0 1 0 A4h  SCL SDA V <sub>DD</sub> 1 0 1 0 0 1 1 A6h  SDA SCL V <sub>SS</sub> 1 0 1 0 1 0 0 A8h  SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 1 AAh  SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 ACh  SDA SDA V <sub>SS</sub> 1 0 1 0 1 1 AEh  SCL SCL SCL 1 0 1 1 0 0 B4h  SCL SCL SDA 1 0 1 1 0 1 BAh  SCL SCL SCL 1 0 1 1 0 1 BAh  SCL SCL SCL 1 0 1 1 1 0 BCh	SCL	SCL	$V_{SS}$	1	0	1	0	0	0	0	A0h
SCL SDA V <sub>DD</sub> 1 0 1 0 0 1 1 A6h SDA SCL V <sub>SS</sub> 1 0 1 0 1 0 0 A8h SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 1 AAh SDA SDA V <sub>SS</sub> 1 0 1 0 1 0 ACh SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 AEh SCL SCL SCL 1 0 1 1 0 0 1 B2h SCL SCL SDA 1 0 1 1 0 1 B6h SCL SCL SCL 1 0 1 1 0 1 B6h SCL SCL SCL 1 0 1 1 0 1 B6h SCL SCL SCL 1 0 1 1 1 0 B6h SCL SCL SCL 1 0 1 1 1 0 BAh SCL SCL SCL 1 0 1 1 1 0 BAh SCL SCL SCL 1 0 1 1 1 0 BAh SCL SCL SCL 1 0 1 1 1 0 BAh SCL SCL SCL 1 0 1 1 1 1 0 BCh	SCL	SCL	$V_{DD}$	1	0	1	0	0	0	1	A2h
SDA SCL V <sub>SS</sub> 1 0 1 0 1 0 0 A8h  SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 1 AAh  SDA SDA V <sub>SS</sub> 1 0 1 0 1 1 0 ACh  SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 AEh  SCL SCL SCL 1 0 1 1 0 0 0 B0h  SCL SCL SDA 1 0 1 1 0 1 B2h  SCL SDA SDA V <sub>DD</sub> 1 0 1 1 0 1 B6h  SCL SDA SCL 1 0 1 1 0 1 B6h  SCL SDA SCL 1 0 1 1 0 1 BAh  SDA SCL SCL SDA 1 0 1 1 1 0 B6h  SDA SCL SCL SDA 1 0 1 1 1 0 BAh  SDA SCL SDA SCL 1 0 1 1 1 0 BCh	SCL	SDA	$V_{SS}$	1	0	1	0	0	1	0	A4h
SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 1 AAh  SDA SDA V <sub>SS</sub> 1 0 1 0 1 1 0 ACh  SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 1 AEh  SCL SCL SCL 1 0 1 1 0 0 0 B0h  SCL SCL SDA 1 0 1 1 0 0 1 B2h  SCL SDA SDA SCL 1 0 1 1 0 1 B6h  SCL SDA SCL SCL 1 0 1 1 0 1 B6h  SCL SDA SCL SCL 1 0 1 1 1 0 B6h  SCL SDA SCL SCL 1 0 1 1 1 0 BAh  SCA SCL SCL SDA 1 0 1 1 1 0 BAh  SCA SCA SCA SCA 1 0 1 1 1 0 BAh  SCA SCA SCA SCA 1 0 1 1 1 0 BCh	SCL	SDA	$V_{DD}$	1	0	1	0	0	1	1	A6h
SDA SCL V <sub>DD</sub> 1 0 1 0 1 0 1 AAh  SDA SDA V <sub>SS</sub> 1 0 1 0 1 1 0 ACh  SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 1 AEh  SCL SCL SCL 1 0 1 1 0 0 0 BOh  SCL SCL SDA 1 0 1 1 0 1 B2h  SCL SDA SDA SCL 1 0 1 1 0 1 1 B6h  SCL SDA SCL SCL 1 0 1 1 1 0 1 BAh  SCL SDA SCL SCL 1 0 1 1 1 0 BAh  SCL SDA SCL SCL 1 0 1 1 1 0 BAh  SDA SCL SDA 1 0 1 1 1 0 BAh  SDA SCL SDA SCL 1 0 1 1 1 0 BAh	SDA	SCL	$V_{SS}$	1	0	1	0	1	0	0	A8h
SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 1 1 AEh  SCL SCL SCL 1 0 1 1 0 0 0 B0h  SCL SCL SDA 1 0 1 1 0 0 1 B2h  SCL SDA SCL 1 0 1 1 0 1 0 B4h  SCL SDA SDA 1 0 1 1 0 1 B6h  SDA SCL SCL 1 0 1 1 1 0 0 B8h  SDA SCL SDA 1 0 1 1 1 0 BAh  SDA SCL SDA 1 0 1 1 1 0 BAh  SDA SCL SDA 1 0 1 1 1 0 BAh	SDA	SCL		1	0	1	0	1	0	1	AAh
SDA SDA V <sub>DD</sub> 1 0 1 0 1 1 1 1 AEh  SCL SCL SCL 1 0 1 1 0 0 0 B0h  SCL SCL SDA 1 0 1 1 0 0 1 B2h  SCL SDA SCL 1 0 1 1 0 1 0 B4h  SCL SDA SDA 1 0 1 1 0 1 B6h  SDA SCL SCL 1 0 1 1 1 0 0 B8h  SDA SCL SDA 1 0 1 1 1 0 BAh  SDA SCL SDA 1 0 1 1 1 0 BAh  SDA SCL SDA 1 0 1 1 1 0 BAh	SDA	SDA		1	0	1	0	1	1	0	ACh
SCL SCL SCL 1 0 1 1 0 0 0 B0h SCL SCL SDA 1 0 1 1 0 0 1 B2h SCL SDA SCL 1 0 1 1 0 1 0 B4h SCL SDA SDA 1 0 1 1 0 1 B6h SDA SCL SCL 1 0 1 1 0 1 B6h SDA SCL SCL 1 0 1 1 1 0 0 B8h SDA SCL SDA 1 0 1 1 1 0 BAh SDA SCL SDA 1 0 1 1 1 0 BCh	SDA	SDA		1	0	1	0	1	1	1	AEh
SCL       SCL       SDA       1       0       1       1       0       0       1       B2h         SCL       SDA       SCL       1       0       1       1       0       1       0       B4h         SCL       SDA       SDA       1       0       1       1       0       1       1       B6h         SDA       SCL       SCL       1       0       1       1       1       0       0       B8h         SDA       SCL       SDA       1       0       1       1       1       0       BCh	SCL	SCL		1	0	1	1	0	0	0	B0h
SCL       SDA       SCL       1       0       1       1       0       1       0       B4h         SCL       SDA       SDA       1       0       1       1       0       1       1       B6h         SDA       SCL       SCL       1       0       1       1       1       0       0       B8h         SDA       SCL       SDA       1       0       1       1       1       0       BCh	SCL			1	0	1	1	0	0	1	B2h
SCL SDA SDA 1 0 1 1 0 1 1 B6h  SDA SCL SCL 1 0 1 1 1 0 0 B8h  SDA SCL SDA 1 0 1 1 1 0 1 BAh  SDA SDA SCL 1 0 1 1 1 1 0 BCh	SCL			1		1	1			0	
SDA       SCL       SCL       1       0       1       1       1       0       0       B8h         SDA       SCL       SDA       1       0       1       1       0       1       BAh         SDA       SCL       1       0       1       1       1       1       0       BCh	SCL			1	0	1	1	0			B6h
SDA SCL SDA 1 0 1 1 1 0 1 BAh SDA SDA SCL 1 0 1 1 1 1 0 BCh	SDA										
SDA SDA SCL 1 0 1 1 1 1 0 BCh	SDA										
	SDA										
	SDA										

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset


Table .	J. 1 C	773011	addies	s map .	commue	Ju				
AD2	AD1	AD0	A6	A5	<b>A4</b>	А3	A2	<b>A</b> 1	A0	Address (hex)
SCL	$V_{SS}$	$V_{SS}$	1	1	0	0	0	0	0	C0h
SCL	$V_{SS}$	$V_{DD}$	1	1	0	0	0	0	1	C2h
SCL	$V_{DD}$	$V_{SS}$	1	1	0	0	0	1	0	C4h
SCL	$V_{DD}$	$V_{DD}$	1	1	0	0	0	1	1	C6h
SDA	$V_{SS}$	$V_{SS}$	1	1	0	0	1	0	0	C8h
SDA	$V_{SS}$	$V_{DD}$	1	1	0	0	1	0	1	CAh
SDA	$V_{DD}$	$V_{SS}$	1	1	0	0	1	1	0	CCh
SDA	$V_{DD}$	$V_{DD}$	1	1	0	0	1	1	1	CEh
SCL	$V_{SS}$	SCL	1	1	1	0	0	0	0	E0h
SCL	$V_{SS}$	SDA	1	1	1	0	0	0	1	E2h
SCL	$V_{DD}$	SCL	1	1	1	0	0	1	0	E4h
SCL	$V_{DD}$	SDA	1	1	1	0	0	1	1	E6h
SDA	$V_{SS}$	SCL	1	1	1	0	1	0	0	E8h
SDA	$V_{SS}$	SDA	1	1	1	0	1	0	1	EAh
SDA	$V_{DD}$	SCL	1	1	1	0	1	1	0	ECh
SDA	$V_{DD}$	SDA	1	1	1	0	1	1	1	EEh


Table 3. PCA9671 address map ...continued

### 7.2 Software Reset call, and device ID addresses

Two other different addresses can be sent to the PCA9671.

- General Call address: allows to reset the PCA9671 through the I<sup>2</sup>C-bus upon reception of the right I<sup>2</sup>C-bus sequence. See <u>Section 7.2.1 "Software Reset"</u> for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 7.2.2 "Device ID (PCA9671 ID field)"</u> for more information.





#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

#### 7.2.1 Software Reset

The Software Reset Call allows all the devices in the I<sup>2</sup>C-bus to be reset to the power-up state value through a specific formatted I<sup>2</sup>C-bus command. To be performed correctly, it implies that the I<sup>2</sup>C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:


- 1. A START command is sent by the I<sup>2</sup>C-bus master.
- 2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the R/W bit set to logic 0 (write) is sent by the I<sup>2</sup>C-bus master.
- 3. The PCA9671 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to logic 1 (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
- 4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h.
  - a. The PCA9671 acknowledges this value only. If the byte is not equal to 06h, the PCA9671 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9671 does not acknowledge any more.

5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the PCA9671 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the PCA9671 (at any time) as a 'Software Reset Abort'. The PCA9671 does not initiate a reset of its registers.

The unique sequence that initiates a Software Reset is described in Figure 10.



#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

#### 7.2.2 Device ID (PCA9671 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- 8 bits with the manufacturer name, unique per manufacturer (for example, NXP Semiconductors).
- 13 bits with the part identification, assigned by manufacturer, the 7 MSBs with the category ID and the 6 LSBs with the feature ID (for example, PCA9671 16-bit quasi-output I/O expander).
- 3 bits with the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

- 1. START command.
- 2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/W bit set to logic 0 (write).
- The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify.
   The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.

**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

**Remark:** A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.


- 5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/W bit set to logic 1 (read).
- 6. The device ID read can be done, starting with the 8 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 13 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.


**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

**Remark:** If the master continues to ACK the bytes after the third byte, the PCA9671 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9671, the Device ID is as shown in Figure 11.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset





#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 8. I/O programming

#### 8.1 Quasi-bidirectional I/O architecture

The PCA9671's 16 ports (see <u>Figure 2</u>) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see <u>Figure 15</u>). Output data is transmitted to the ports in the Write mode (see <u>Figure 14</u>).

Every data transmission from the PCA9671 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source ( $I_{OH}$ ) to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  ( $I_{trt(pu)}$ ) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the write mode.


**Remark:** If a HIGH is applied to an I/O which has been written earlier to LOW, a large current  $(I_{OL})$  will flow to  $V_{SS}$ .

#### 8.2 Writing to the port (Output mode)


To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA9671 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA9671, the second data byte P17 to P10 is sent by the master. Once again, the PCA9671 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA9671.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10). See Figure 13.



## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset



## 8.3 Reading from a port (Input mode)

All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports.

If the data on the input port changes faster than the master can read, this data may be lost.

Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset





Fig 15. Read input port register, scenario 1

Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset



Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).

Fig 16. Read input port register, scenario 2

All information provided in this document is subject to legal discla

Rev. 3

29 September 2011

Product data sheet

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

#### 8.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9671 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9671 registers and  $I^2C$ -bus/SMBus state machine will initialize to their default states. Thereafter  $V_{DD}$  must be lowered below 0.2 V to reset the device.

## 8.5 **RESET** input


A reset can be accomplished by holding the  $\overline{RESET}$  pin LOW for a minimum of  $t_{W(rst)}$ . The PCA9671 registers and I<sup>2</sup>C-bus state machine will be held in their default state until the RESET input is once again HIGH.

## 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### 9.1 Bit transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 17).



#### 9.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 18).

#### Remote 16-bit I/O expander for Fm+ I2C-bus with reset



#### 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 19).




#### 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset




## 10. Application design-in information

## 10.1 Bidirectional I/O expander applications

In the 8-bit I/O expander application shown in Figure 21, P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.


The GPIO also has a reset line (RESET) that can be connected to an output pin of the microprocessor. Since the device does not have an interrupt output, changes of the I/Os can be monitored by reading the input registers. If both a RESET and INT are needed, use the PCA9673.



## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.



# 11. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6	V
$I_{DD}$	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±600	mA
VI	input voltage		$V_{SS}-0.5$	5.5	V
I <sub>I</sub>	input current		-	±20	mA
Io	output current		-	±50[1]	mA
P <sub>tot</sub>	total power dissipation		-	600	mW
P/out	power dissipation per output		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

<sup>[1]</sup> Total package (maximum) output current is 600 mA.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 12. Static characteristics

Table 5. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
$V_{DD}$	supply voltage			2.3	-	5.5	V
$I_{DD}$	supply current	operating mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 400$ kHz		-	200	500	μΑ
I <sub>stb</sub>	standby current	standby mode; no load; $V_I = V_{DD}$ or $V_{SS}$		-	2.5	10	μΑ
$V_{POR}$	power-on reset voltage		<u>[1]</u>	-	1.8	2.0	V
Input SCI	_; input/output SDA						
$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		20	-	-	mΑ
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
C <sub>i</sub>	input capacitance	$V_I = V_{SS}$		-	4	10	pF
I/Os; P00	to P07 and P10 to P17						
$I_{OL}$	LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	12	27	-	mΑ
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	17	35	-	mΑ
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	25	42	-	mΑ
I <sub>OL(tot)</sub>	total LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	-	-	400	mΑ
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{SS}$		-30	-150	-300	μΑ
I <sub>trt(pu)</sub>	transient boosted pull-up current	V <sub>OH</sub> = V <sub>SS</sub> ; see <u>Figure 14</u>		-0.5	-1.0	-	mΑ
Ci	input capacitance		[3]	-	4	10	pF
Co	output capacitance		[3]	-	4	10	pF
Input RES	SET						
$V_{IL}$	LOW-level input voltage			-0.5	-	+0.8	V
$V_{IH}$	HIGH-level input voltage			2	-	5.5	V
ILI	input leakage current			-1	-	+1	μΑ
Ci	input capacitance			-	3	5	pF
Inputs AD	00, AD1, AD2						
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
ILI	input leakage current			-1	-	+1	μΑ
Ci	input capacitance			-	3	5	pF

<sup>[1]</sup> The power-on reset circuit resets the I<sup>2</sup>C-bus logic with  $V_{DD} < V_{POR}$  and set all I/Os to logic 1 (with current source to  $V_{DD}$ ).

<sup>[2]</sup> Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.

<sup>[3]</sup> The value is not tested, but verified on sampling basis.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# 13. Dynamic characteristics

Table 6. Dynamic characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		rd-mode -bus	Fast-mode I <sup>2</sup>	C-bus		mode <sup>2</sup> C-bus	Unit
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time		0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time	[1]	0.3	3.45	0.1	0.9	0.05	0.45	μS
t <sub>VD;DAT</sub>	data valid time	[2	300	-	50	-	50	450	ns
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μS
t <sub>f</sub>	fall time of both SDA and SCL signals	<u>[4][5</u>	-	300	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [3]	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	<u>[6</u>	_	50	-	50	-	50	ns
Port timii	ng; C <sub>L</sub> ≤ 100 pF (see <u>Figur</u>	e 15 and <mark>Figure 14</mark>	)						
$t_{v(Q)}$	data output valid time		-	4	-	4	-	4	μS
t <sub>su(D)</sub>	data input set-up time		0	-	0	-	0	-	μS
t <sub>h(D)</sub>	data input hold time		4	-	4	-	4	-	μS
Reset tim	ning (see <u>Figure 24</u> )								
t <sub>w(rst)</sub>	reset pulse width		4	-	4	-	4	-	ns
t <sub>rec(rst)</sub>	reset recovery time		0	-	0	-	0	-	ns
t <sub>rst</sub>	reset time		100	-	100	-	100	-	ns

<sup>[1]</sup>  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

<sup>[2]</sup>  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.


<sup>[3]</sup>  $C_b = total$  capacitance of one bus line in pF.


<sup>[4]</sup> A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

[5] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.

[6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.






## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# 14. Package outline

#### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013			<del>99-12-27</del> 03-02-19

Fig 25. Package outline SOT137-1 (SO24)

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT355-1		MO-153				<del>99-12-27</del> 03-02-19
301333-1		WO-133				

Fig 26. Package outline SOT355-1 (TSSOP24)

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 27. Package outline SOT815-1 (DHVQFN24)

A9671 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body  $4 \times 4 \times 0.85 \text{ mm}$ 

SOT616-1




Fig 28. Package outline SOT616-1 (HVQFN24)

PCA9671 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

# 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

#### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

#### Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 29</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 7 and 8

Table 7. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C	)
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220


Table 8. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 29.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 17. Abbreviations

Table 9. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
НВМ	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
IC	Integrated Circuit
ID	Identification
LED	Light Emitting Diode
LSB	Least Significant Bit
MSB	Most Significant Bit
PLC	Programmable Logic Controller
PWM	Pulse Width Modulation
RAID	Redundant Array of Independent Disks
SMBus	System Management Bus

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

# 18. Revision history

### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
PCA9671 v.3	20110929	Product data sheet	-	PCA9671 v.2	
Modifications:	<ul> <li>Section 2 "F</li> </ul>	eatures and benefits":			
	<ul> <li>13th bullet item: deleted phrase "200 V MM per JESD22-A115"</li> </ul>				
	<ul> <li>15th bullet item: deleted "SSOP24, QSOP24"</li> </ul>				
	<u>Table 1 "Ordering information"</u> : removed discontinued products				
	<ul> <li>removed type number PCA9671DB (SSOP24)</li> </ul>				
	<ul> <li>removed type number PCA9671DK (SSOP24 [also known as QSOP24])</li> </ul>				
	<ul><li>Section 6.1 '</li></ul>	<u> 'Pinning"</u> :			
	<ul> <li>deleted (old) Figure 5, Pin configuration for SSOP24 (QSOP24)</li> </ul>				
	<ul> <li>deleted (old) Figure 6, Pin configuration for SSOP24</li> </ul>				
	<ul> <li><u>Table 2 "Pin description"</u>: deleted "SSOP24, QSOP24" from heading of second column</li> </ul>				
	<ul> <li>Figure 23 "I<sup>2</sup>C-bus timing diagram" modified: added 0.7 × V<sub>DD</sub> and 0.3 × V<sub>DD</sub> level lines</li> </ul>				
	<ul><li>Section 14 "</li></ul>	Package outline":			
	<ul> <li>deleted p</li> </ul>	ackage outline SOT340-1 (S	SSOP24)		
	<ul> <li>deleted p</li> </ul>	ackage outline SOT556-1 (S	SSOP24)		
PCA9671 v.2	20100729	Product data sheet	-	PCA9671 v.1	
PCA9671 v.1	20061220	Product data sheet	-	-	

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 19. Legal information

#### 19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 20. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

19.3

19.4

20 21

## Remote 16-bit I/O expander for Fm+ I<sup>2</sup>C-bus with reset

## 21. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Applications	. 2
4	Ordering information	. 2
5	Block diagram	. 3
6	Pinning information	
6.1	Pinning	. 4
6.2	Pin description	. 5
7	Functional description	. 6
7.1	Device address	. 6
7.1.1	Address maps	. 6
7.2	Software Reset call, and device ID	_
704	addresses	
7.2.1 7.2.2	Software Reset	
<b>8</b> 8.1	I/O programming	<b>12</b> 12
8.2	Writing to the port (Output mode)	12
8.3	Reading from a port (Input mode)	13
8.4	Power-on reset	16
8.5	RESET input	16
9	Characteristics of the I <sup>2</sup> C-bus	16
9.1	Bit transfer	16
9.1.1	START and STOP conditions	16
9.2	System configuration	17
9.3	Acknowledge	17
10	Application design-in information	18
10.1	Bidirectional I/O expander applications	18
10.2	High current-drive load applications	19
11	Limiting values	19
12	Static characteristics	
13	Dynamic characteristics	
14	Package outline	23
15	Handling information	27
16	Soldering of SMD packages	27
16.1	Introduction to soldering	
16.2	Wave and reflow soldering	
16.3	Wave soldering	27
16.4	Reflow soldering	28
17	Abbreviations	29
18	Revision history	30
19	Legal information	31
19.1	Data sheet status	31
19.2	Definitions	31

Contact information	32
Contents	33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 September 2011 Document identifier: PCA9671