# COMPUTER ARCHITECTURE (ECT-312)

# **PROCESSOR PROJECT - EDITH**

# **Submitted to:**

Mr. Rakesh Bairathi

# **Submitted by:**

Himanshu Omar	(2020UEC1341)
Gungun Singhal	(2020UEC1372)
Ashutosh Mishra	(2020UEC2016)
Khanra Akash Ananta	(2020UEC1901)
Guntuku Abhilash	(2020UEC2006)




**Malaviya National Institute of Technology** 

**ELECTRONICS AND COMMUNICATION DEPARTMENT (2022-2023)** 

# **Table of Contents**

Sr no.	Contents	Page no.
1.	Processor Architecture Layout	3
2.	Components Description	4
3.	Unique Features	7
4.	Instruction Set	8-9
	i.) MRI	8
	ii.) Non-MRI	9
5.	Micro-Instructions	10-21
	i.) MRI	10
	ii.) Non-MRI	15
6.	Sample Outputs	22
7.	Interrupt Handling	41
8.	Hardware Implementation	44
9.	Conclusion	46

# **Processor Architecture Layout**



#### REGISTER DESCRIPTION

### 1. MEMORY DATA REGISTER (12-Bit) :

Instructions from RAM are fetched and transferred into this Register for further decoding and then sent to the IR register.

#### Format:

#### > For MRI Instruction:


1-Bit	3-Bit	8-Bit
I (Direct or Indirect)	MRI Opcode	Address

#### > For non-MRI Instruction:

1-Bit	3-Bit	4-Bit	4-Bit
I (Register or I/O based)	111	Non-MRI Opcode	Data/Don't care

### 2. FLAG REGISTER (4-Bit):

#### Format:



- *ION flag:* ION is reset means processor will be handling interrupt, ION is set means processor will not be handling any interrupt.
- *Carry flag:* C is set and reset on every instruction based on Arithmetic and Logical Operations on Accumulator.
- **Zero flag:** Z is set and reset on instruction based on Arithmetic and Logical Operations on Accumulator when it becomes equal to zero.
- R flag:- R is set when an interrupt has appeared and to be serviced, R
  is reset when the processor has finished handling that interrupt.


# 3. INSTRUCTION REGISTER (6-Bit):

#### Format:


1-Bit	1-Bit	4-Bit
M (MRI/Non-MRI)	I/O (set for I/O operation)	Opcode(based on M)

- M=0 for MRI and M=1 for non-MRI
- I/O=0 for MRI and non-MRI register based instructions and I/O=MDR(11) for input-output based non-MRI instructions.
- For MRI, Opcode will be MDR(11-8) and for non-MRI, Opcode will be MDR(7-4)

### **Circuit Diagram:**



Working Hardware: Decoding of non-MRI Instruction.



Working Hardware: Decoding of MRI Instruction

Most significant bit in IR is the "MODE" bit which will be set when there is a non-MRI instruction, i.e. when MDR(10-8) is '111'. Next to MSB there is an I/O bit, which will be set for I/O operations only.

If MODE bit is set then  $IR(0-3) \leftarrow MDR(4-7)$  else  $IR(0-3) \leftarrow MDR(8-11)$ 

### **UNIQUE FEATURES OF EDITH PROCESSOR**

### 1.Interrupt Handling:

Pressing a key "i" in between the execution of any operation will generate an interrupt.

\_kbhit() function is implemented to read from the console. It checks the console for a recent keystroke. If the function returns a non-zero value, a keystroke is waiting in the buffer. The program can then call \_getch() or \_getche() to read the keystroke. By default, this function's global state is scoped to the application.

More detail in Interrupt handling section.

### 2. Implementation of Barrel Shifter:

It is a specialised digital electronic circuit with the purpose of shifting an entire data word by a specified number of bits by only using combinational logic, with no sequential logic used. The simplest way of achieving this is by using a series of multiplexers where one output is connected to the input of the next multiplexer in the chain, in a specific manner that depends on the amount of shift specified.

### 3. Multiple I/O ports:

EDITH has 4 input ports and 4 output ports. Each port can be selected only once at a time. Selection of ports is done by IS(Input Selector) and IO(Output Selector) respectively based on the last 4 bits(decoded bits) of instruction(Opcode) i.e. MDR(3-0).

#### 4. Immediate Data Instruction:

In our Instruction Set, we kept Immediate Instruction in Non MRI, as we are not referring to memory(RAM) for Data. We give that data from Opcode itself. The last 4 bits of instruction(Opcode) i.e. MDR(3-0) will be immediately transferred to the target register.

# **Instruction Set**

### 1. MRI Instruction

# Format of 12-bit MRI Instruction:

I (1-Bit) (Direct or Indirect)	3-Bit MRI Opcode	8-Bit Address
-----------------------------------	------------------	---------------

# **Instruction Table:**

MDI landa affici	Opcode		
MRI Instruction	Direct (I=0)	Indirect (I=1)	
LDA XX	0XX	8XX	
STA XX	1XX	9XX	
ADM XX	2XX	AXX	
CALL XX	3XX	BXX	
JMP XX	4XX	CXX	
JC XX	5XX	DXX	
JZ XX	6XX	EXX	

'XX' - 8-Bit Address

# 2. non-MRI Instruction

### Format of 12-bit non-MRI Instruction:

I (1-Bit) (Register or I/O based)	4-Bit Non-MRI Opcode	4-Bit Data/Don't care
--------------------------------------	----------------------	-----------------------

# Instruction Table:

Туре	Non-MRI Instruction	Opcode
	ADD B	70_
Arithmetic and	SUB B	71_
Logical	CLA	72_
	CMA	73_
Register based	MOV A,B	74_
Data Transfer	MOV B,A	75_
	PUSH A	76_
Stack related	POP	77_
	RET	78_
* Immediate Data	MVI A,data	79X
Transfer	MVI F,data	7AX
	LSC A,data	7BX
Shift and Rotate	RSC A,data	7CX
related	RRX A,data	7DX
	ASR A,data	7EX
Halt	HLT	7F_
	IN S	F0X
** I/O related	OUT S	F1X
(I/O=1)	SKI S	F2X
	SKO S	F3X

'X' - 4-Bit Data

<sup>&#</sup>x27;\_ '- can be any value from 0 to F

\*\* 'S' - 4-Bit Data to Select I/O Ports only take values(1,2,4,8)

### **MICRO INSTRUCTIONS**

### For MRI Instructions

#### LDA

Instruction to load register A with the value at the given address(direct)

// MDR <- M[MAR]

// A <- M[MAR]

// MAR <- MDR(7-0)

#### **STA**

T3: MDR(L), RAM(E)

T4: MAR(L,E), MDR(E)

T5: A(L), RAM(E), Reset

Instruction to store the value from register A to the given memory location.

```
Direct : instruction_format ( 1XX )
```

```
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E) // MAR <- MDR(7-0), IR <- MDR(8-11)
T3: Idle
```

```
T4: Idle
T5: RAM(L), A(E), Reset // M[MAR] <- A
          instruction format (9XX)
Indirect:
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E)
                                // MAR <- MDR(7-0), IR <- MDR(11-8)
T3: MDR(L), RAM(E)
                                // MDR <- M[MAR]
                                // MAR <- MDR(7-0)
T4: MAR(L,E), MDR(E)
T5: RAM(L), A(E), Reset
                                // M[MAR] <- A
ADM
Instruction to add AC to memory operand.
Direct
                instruction format (2XX)
T0: PC(E), MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
T2: MDR(E), IR(L), MAR(L)
                            // MAR <- MDR(7-0), IR <- MDR(8-11)
T3: Idle
T4: Idle
T5: MDR(L), RAM(E)
                                // MDR <- M[MAR]
T6: A(E,L), MDR(E), ALU(000), Reset // A <- A + MDR
          instruction format (AXX)
Indirect:
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
                            // MAR <- MDR(7-0), IR <- MDR(11-8)
T2: MDR(E), IR(L), MAR(L,E)
T3: MDR(L), RAM(E)
                                // MDR <- M[MAR]
T4: MAR(L,E),MDR(E)
                                     // MAR <- MDR(7-0)
T5: MDR(L), RAM(E)
                                     // MDR <- M[MAR]
```

T6: A(E,L), MDR(E), ALU(000), Reset // A <- A + MDR

#### **CALL**

The CALL microoperation stores the return address in the stack and loads the PC with the given address.

```
Direct
       :
                instruction format (3XX)
T0 : PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E) // MAR <- MDR(7-0), IR <- MDR(11-8)
T3: Idle
T4: Idle
T5: SP(D)
T6: SP(E), MAR(E,L)
                                 // MAR <- SP
T7: RAM(L), PC(E)
                                 // M[MAR] <- PC
                                 // PC <- MDR(7-0)
T8: PC(L), MDR(E), Reset
Indirect:
           instruction format (BXX)
T0: PC(E), MAR(E,L)
T1 : PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E)
                                 // MAR <- MDR(7-0), IR <- MDR(11-8)
T3: MDR(L), RAM(E)
                                 // MDR <- M[MAR]
T4: Idle
T5: SP(D)
T6: SP(E), MAR(E,L)
                                 // MAR <- SP
T7: RAM(L), PC(E)
                                 // M[MAR] <- PC
                                 // PC <- MDR(7-0)
T8: PC(L), MDR(E)
```

#### **JMP**

The program sequence is transferred to the memory location specified by the particular level given in the operand.

```
T3: Idle
T4: Idle
T5: PC(L), MDR(E), Reset
                                     // PC <- MDR(7-0)
Indirect:
           instruction format (CXX)
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E)
                                 // MAR <- MDR(7-0), IR <- MDR(11-8)
T3: MDR(L), RAM(E)
                                 // MDR <- M[MAR]
T4: Idle
T5: PC(L), MDR(E), Reset
                                 // PC <- MDR(7-0)
JC
The program sequence is transferred to a particular level or a 12-bit
address if C=1 (or carry is 1)
                instruction format (5XX)
Direct
         :
T0: PC(E), MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
T2: MDR(E), IR(L), MAR(L,E)
                                 // IR <- MDR(8-11)
T3: Idle
T4: Idle
T5: PC(L), MDR(E), Reset
                                 // if C=1, PC <- MDR(7-0)
                                   else Reset
           instruction format (DXX)
Indirect:
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E)
                                 // MAR <- MDR(7-0), IR <-MDR(11-8)
T3: MDR(L), RAM(E)
                                 // MDR <- M[MAR]
T4: Idle
T5: PC(L), MDR(E), Reset
                                 // if C=1, PC <- MDR(7-0)
                                   else Reset
```

#### JΖ

The program sequence is transferred to a particular level or a 12-bit address if Z=1 (or zero flag is 1)

```
instruction_format ( 6XX )
Direct
         :
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L)
                                  // IR <- MDR(8-11)
T3: Idle
T4: Idle
T5: PC(L), MDR(E), Reset
                                  // if Z=1, PC <- MDR(7-0)
                                    else Reset
           instruction format (EXX)
Indirect:
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L), MAR(L,E)
                                  // MAR <- MDR(7-0), IR <- MDR(11-8)
T3: MDR(L), RAM(E)
                                  // MDR <- M[MAR]
T4: Idle
T5: PC(L), MDR(E), Reset
                                  // if Z=1, PC <- MDR(7-0)
                                    else Reset
```

### For non-MRI Instructions

ADD B : instruction\_format (70\_)

Instruction to add values present in RAM/Registers.

T0: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) //  $IR \leftarrow MDR(4-7)$ 

T3: Idle T4: Idle

T5: A(E,L), B(E), ALU(000), Reset

### **SUB B**: instruction\_format (71\_)

Instruction to subtract values present in RAM/Registers.

T0: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) //  $IR \leftarrow MDR(4-7)$ 

T3: Idle T4: Idle

T5: A(E,L), B(E), ALU(001), Reset

# CLA : instruction\_format ( 72\_ )

This instruction specifies to clear the accumulator.

**T0**: PC(E), MAR(E,L)

T1 : PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) //  $IR \leftarrow MDR(4-7)$ 

T3: Idle

T4: Idle

T5: A(E,L), ALU(002), Reset

CMA : instruction\_format (73\_)

This instruction specifies to complement the value present in the accumulator.

T0: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR <- MDR(4-7)

T3: Idle T4: Idle

T5: A(E,L), ALU(003), Reset

MOV A,B : instruction\_format (74\_)

This instruction specifies to move the data present in register B to register A.

T0 : PC(E), MAR(E,L)

T1 : PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR <- MDR(4-7)

T3: Idle T4: Idle

T5: B(E), A(L), Reset // A <- B

MOV B,A : instruction\_format (75\_)

This instruction specifies to move the data present in register A to register B.

**T0**: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR <- MDR(4-7)

T3: Idle T4: Idle

T5: B(L), A(E), Reset // B <- A

PUSH : instruction\_format (76\_)

This instruction is used to push the data from A to the address pointed by SP in RAM.

POP : instruction\_format (77\_)

T7: SP(I), Reset

This instruction is used to pop the data from the address pointed by SP in RAM.

```
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
                                // IR <-MDR(4-7)
T2: MDR(E), IR(L)
T3: Idle
T4: Idle
T5: SP(E), MAR(E,L) // MAR <- SP
T6: RAM(E), A(L)
                                // A <- M[MAR]
T7: SP(I), Reset
           instruction format (78_)
Retrieves PC from the address pointed by SP in RAM.
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
                                // IR <-MDR(4-7)
T2: MDR(E), IR(L)
T3: Idle
T4: Idle
T5: SP(E), MAR(E,L)
                                // MAR <- SP
T6: RAM(E), PC(L)
                                // PC <- M[MAR]
```

MVI A, data: instruction format (79X)

This instruction specifies to move the data immediately in A.

**T0**: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR < -MDR(4-7)

T3: Idle T4: Idle

T5: MDR(E), A(L), Reset // A <- MDR(0-3)

MVI F , data : instruction\_format ( 7AX )

This instruction specifies to move the data immediately in F.

T0 : PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR < -MDR(4-7)

T3: Idle T4: Idle

T5: MDR(E), F(L), Reset //  $F \leftarrow MDR(0-3)$ 

LSC A, data: instruction format (7BX)

**T0**: PC(E), MAR(E,L)

T1 : PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR < -MDR(4-7)

T3: Idle T4: Idle

T5: MDR(E), BS(L) // BS <- MDR(0-3)

T6: A(E,L), BS(E), Reset

RSC A, data : instruction\_format (7CX)

T0 : PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR < -MDR(4-7)

T3: Idle T4: Idle

T5: MDR(E), BS(L) //  $BS \leftarrow MDR(0-3)$ 

T6: A(E,L), BS(E), Reset

### RRX A, data : instruction\_format (7DX)

Input carry, A and tmp value which has one time to rotate to the barrel shifter and note the answer in the accumulator

**T0**: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR < -MDR(4-7)

T3: Idle T4: Idle

T5: MDR(E), BS(L) //  $BS \leftarrow MDR(0-3)$ 

T6: A(E,L), BS(E), Reset

### ASR A, data : instruction\_format (7EX)

**T0**: PC(E), MAR(E,L)

T1: PC(I), RAM(E), MDR(L)

T2: MDR(E), IR(L) // IR < -MDR(4-7)

T3: Idle T4: Idle

T5: MDR(E), BS(L) //  $BS \leftarrow MDR(0-3)$ 

T6: A(E,L), BS(E), Reset

```
HLT : instruction_format ( 7F_ )
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L)
                                 // IR <-MDR(4-7)
T3: Idle
T4: Idle
T5: disable SG, Reset
                                 // SG - sequence generator
INS:
           instruction_format ( F0X )
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L)
                                 // IR <-MDR(4-7)
T3: Idle
T4: Idle
T5: MDR(E), IS(L)
                                 // IS <- MDR(0-3)
T6: A(L), IN(E), FGI(0), Reset
                                 // A <- IN, FGI <- 0,
                                  (IN Port selected by IS)
              instruction_format ( F1X )
OUTS:
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
                                 // IR <-MDR(4-7)
T2: MDR(E), IR(L)
T3: Idle
T4: Idle
T5: MDR(E), OS(L)
                                 // OS <- MDR(0-3)
                                 // OUT <- A, FGO <- 0,
T6: A(E), OUT(L), FGO(0), Reset
                                  (OUT Port selected by OS)
```

```
instruction_format ( F2X )
SKIS:
T0 : PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L)
                                 // IR <-MDR(4-7)
T3: Idle
T4: Idle
T5: MDR(E), IS(L)
                                 // IS <- MDR(0-3)
T6: PC(I), Reset
                           // if FGI=1,PC<-PC+1, (FGI is selected by IS)
                              else Reset
              instruction_format ( F3X )
SKOS:
T0: PC(E), MAR(E,L)
T1: PC(I), RAM(E), MDR(L)
T2: MDR(E), IR(L)
                                 // IR <-MDR(4-7)
T3: Idle
T4: Idle
T5: MDR(E), OS(L)
                                 // OS <- MDR(0-3)
T6: PC(I), Reset
                          // if FGO=1,PC<-PC+1,( FGO is selected by OS)
                            else Reset
```

# **Sample Outputs**

# 1. CALL 0x53

# Input File:-

```
Number of Instructions :-
MVI A,7
LSC 8
STA 0X53
MVI A,7
LSC 8
MOV B,A
MVI A,8
LSC 4
ADD B
STA 0X54
CALL 0X53
HLT
```

```
input.txt
     12
     797
     7B8
     153
     797
     7B8
     750
     798
     7B4
    700
10
11
     154
     353
12
```

```
∢▶
      output.txt
       ~Fetch:
       T0 : PC(E) , MAR(E,L)
       T1 : PC(I) , RAM(E) , MDR(L)
       PC=01 IR=00 MDR=797 MAR=00 SP=FF A=700 B=000
       (ION=0 C=0 Z=0 R=0) FLG=0
       IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
       OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
       ~Decode:
       This is non MRI Instruction
       T2: MDR(E), IR(L)
                                   // IR <-MDR(4-7)
       PC=01 IR=29 MDR=797 MAR=00 SP=FF A=700 B=000
       (ION=0 C=0 Z=0 R=0) FLG=0
       IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
       OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
       ~Execution:
       * * * * * * * * * MVI A,7 * * * * * * * *
       T3: Idle
       T4: Idle
       T5: MDR(E) ,A(L), RESET
       PC=01 IR=29 MDR=797 MAR=00 SP=FF A=007 B=000
       (ION=0 C=0 Z=0 R=0) FLG=0
       IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
       OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
--- NEXT INSTRUCTION ---
~Fetch:
T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
PC=02 IR=29 MDR=7B8 MAR=01 SP=FF A=007 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
~Decode:
This is non MRI Instruction
T2: MDR(E) , IR(L)
                          // IR <-MDR(4-7)
PC=02 IR=2B MDR=7B8 MAR=01 SP=FF A=007 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
~Execution:
* * * * * * * * LSC A,8 * * * * * * *
T6: A(E,L), BS(E), Reset
PC=02 IR=2B MDR=7B8 MAR=01 SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
--- NEXT INSTRUCTION ---
~Fetch:
T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
PC=03 IR=2B MDR=153 MAR=02 SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
~Decode:
This is MRI Instruction
T2: MDR(E), IR(L), MAR(L,E) // MAR <- MDR(7-0), IR <- MDR(8-11)
PC=03 IR=01 MDR=153 MAR=53 SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
~Execution:
* * * * * * * * Direct STA 53 * * * * * * *
T3: Idle
T4: Idle
T5: RAM(L), A(E), Reset
Accumulaor Content—700 is loaded in Memory location 0X53
PC=03 IR=01 MDR=153 MAR=53 SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
      PC=04 IR=01 MDR=797 MAR=03 SP=FF A=700 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
110
111
      ~Decode:
      This is non MRI Instruction
112
113
      T2: MDR(E) ,IR(L)
                                // IR <-MDR(4-7)
114
115
      PC=04 IR=29 MDR=797 MAR=03 SP=FF A=700 B=000
116
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
118
119
120
      ~Execution:
121
      *****************
122
123
124
      T3: Idle
      T4: Idle
125
126
      T5: MDR(E) ,A(L), RESET
127
128
      PC=04 IR=29 MDR=797 MAR=03 SP=FF A=007 B=000
129
      (ION=0 C=0 Z=0 R=0) FLG=0
       IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
130
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
131
132
```

```
--- NEXT INSTRUCTION ---
134
136
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
137
      T1 : PC(I) , RAM(E) , MDR(L)
138
139
      PC=05 IR=29 MDR=7B8 MAR=04 SP=FF A=007 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
143
145
      ~Decode:
      This is non MRI Instruction
146
                                // IR <-MDR(4-7)
      T2: MDR(E),IR(L)
      PC=05 IR=2B MDR=7B8 MAR=04 SP=FF A=007 B=000
150
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
153
     ~Execution:
      * * * * * * * * LSC A,8 * * * * * * * *
      T6: A(E,L), BS(E), Reset
      PC=05 IR=2B MDR=7B8 MAR=04 SP=FF A=700 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
164
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
170
      PC=06 IR=2B MDR=750 MAR=05 SP=FF A=700 B=000
171
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
      This is non MRI Instruction
      T2: MDR(E), IR(L) // IR <-MDR(4-7)
      PC=06 IR=25 MDR=750 MAR=05 SP=FF A=700 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Execution:
      * * * * * * * * MOV B, A * * * * * * *
      T3: Idle
      T4: Idle
      T5: B(L), A(E), Reset
      PC=06 IR=25 MDR=750 MAR=05 SP=FF A=700 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
      PC=07 IR=25 MDR=798 MAR=06 SP=FF A=700 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
210
      ~Decode:
      This is non MRI Instruction
      T2: MDR(E), IR(L) // IR <-MDR(4-7)
213
214
      PC=07 IR=29 MDR=798 MAR=06 SP=FF A=700 B=700
215
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
216
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
217
218
219
      ~Execution:
220
      * * * * * * * * * MVI A,8 * * * * * * * *
      T3: Idle
      T4: Idle
      T5: MDR(E) ,A(L), RESET
      PC=07 IR=29 MDR=798 MAR=06 SP=FF A=008 B=700
228
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
229
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
230
```

```
--- NEXT INSTRUCTION ---
235
      ~Fetch:
236
      T0 : PC(E) , MAR(E,L)
      T1 : PC(I) , RAM(E) , MDR(L)
237
238
239
      PC=08 IR=29 MDR=7B4 MAR=07 SP=FF A=008 B=700
240
      (ION=0 C=0 Z=0 R=0) FLG=0
241
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
242
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
243
244
      ~Decode:
245
      This is non MRI Instruction
                                // IR <-MDR(4-7)
      T2: MDR(E) ,IR(L)
      PC=08 IR=2B MDR=7B4 MAR=07 SP=FF A=008 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
250
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Execution:
254
      * * * * * * * * LSC A,4 * * * * * * *
      T6: A(E,L), BS(E), Reset
      PC=08 IR=2B MDR=7B4 MAR=07 SP=FF A=080 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FGO=0000
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      TO : PC(E) , MAR(E,L)
      T1 : PC(I) , RAM(E) , MDR(L)
270
      PC=09 IR=2B MDR=700 MAR=08 SP=FF A=080 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
      This is non MRI Instruction
      T2: MDR(E) ,IR(L)
                                // IR <-MDR(4-7)
      PC=09 IR=20 MDR=700 MAR=08 SP=FF A=080 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
     ~Execution:
      * * * * * * * * ADD B * * * * * * *
     T3: Idle
      T4: Idle
      T5: A(E,L) , B(E) , ALU(000) , Reset
      PC=09 IR=20 MDR=700 MAR=08 SP=FF A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
      T1 : PC(I) , RAM(E) , MDR(L)
      PC=0A IR=20 MDR=154 MAR=09 SP=FF A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
      This is MRI Instruction
      T2: MDR(E) ,IR(L) , MAR(L,E) // MAR <- MDR(7-0), IR <-MDR(8-11)
311
312
313
      PC=0A IR=01 MDR=154 MAR=54 SP=FF A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
     ~Execution:
      * * * * * * * * Direct STA 54 * * * * * * *
      T3: Idle
      T4: Idle
      T5: RAM(L), A(E), Reset
      Accumulaor Content--780 is loaded in Memory location 0X54
      PC=0A IR=01 MDR=154 MAR=54 SP=FF A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
      T1: PC(I), RAM(E), MDR(L)
      PC=0B IR=01 MDR=353 MAR=0A SP=FF A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
343
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
344
345
      ~Decode:
      This is MRI Instruction
346
      T2: MDR(E), IR(L), MAR(L,E) // MAR \leftarrow MDR(7-0), IR \leftarrow MDR(8-11)
348
      PC=0B IR=03 MDR=353 MAR=53 SP=FF A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Execution:
      * * * * * * * * Direct CALL 53 * * * * * * * *
      T3: Idle
T4: Idle
T5: SP(D)
      T6: SP(E), MAR(E,L)
      T7: RAM(L), PC(E)
      T8: PC(L),MDR(E), RESET
      PC=53 IR=03 MDR=353 MAR=FE SP=FE A=780 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
370
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
      PC=54 IR=03 MDR=700 MAR=53 SP=FE A=780 B=700
       (ION=0 C=0 Z=0 R=0) FLG=0
378
       IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
      This is non MRI Instruction
                                  // IR <-MDR(4-7)
      T2: MDR(E) ,IR(L)
      PC=54 IR=20 MDR=700 MAR=53 SP=FE A=780 B=700
       (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Execution:
      * * * * * * * * ADD B * * * * * * *
394
      T3: Idle
      T4: Idle
      T5: A(E,L) , B(E) , ALU(000) , Reset
      PC=54 IR=20 MDR=700 MAR=53 SP=FE A=E80 B=700
       (ION=0 C=0 Z=0 R=0) FLG=0
       IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
404
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
      T1 : PC(I) , RAM(E) , MDR(L)
410
      PC=55 IR=20 MDR=780 MAR=54 SP=FE A=E80 B=700
411
412
      (ION=0 C=0 Z=0 R=0) FLG=0
413
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
415
416
      ~Decode:
      This is non MRI Instruction
417
      T2: MDR(E) ,IR(L) // IR <-MDR(4-7)
419
      PC=55 IR=28 MDR=780 MAR=54 SP=FE A=E80 B=700
420
421
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
423
424
425
     ~Execution:
426
      * * * * * * * * RET * * * * * * *
428
429
      T3: Idle
      T4: Idle
      T5: SP(E) ,MAR(E,L)
      T6: RAM(E) , PC(L)
      T7: SP(I) , RESET
434
      PC=0B IR=28 MDR=780 MAR=FE SP=FF A=E80 B=700
436
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
438
```

```
--- NEXT INSTRUCTION ---
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
      T1 : PC(I) , RAM(E) , MDR(L)
      PC=0C IR=28 MDR=7FF MAR=0B SP=FF A=E80 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
      This is non MRI Instruction
                                 // IR <-MDR(4-7)
      T2: MDR(E) ,IR(L)
      PC=0C IR=2F MDR=7FF MAR=0B SP=FF A=E80 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      * * * * * * * * HALT has occured * * * * * * *
      PC=0C IR=2F MDR=7FF MAR=0B SP=FF A=E80 B=700
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
466
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

### 2. ASR 3

### Input File:-

Number of Instructions: - 2

ASR 3

HLT

```
    Input.txt
    1 2
    2 7E3
    3 7FF
```

```
◀ ▶
     output.txt
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
      T1 : PC(I) , RAM(E) , MDR(L)
      PC=01 IR=00 MDR=7E3 MAR=00 A=700 SP=FF B=781
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
 11
      This is non MRI Instruction
12
      T2: MDR(E), IR(L)
                                 // IR <-MDR(4-7)
13
      PC=01 IR=2E MDR=7E3 MAR=00 A=700 SP=FF B=781
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Execution:
      * * * * * * * * ASC A,3 * * * * * * *
23
      PC=01 IR=2E MDR=7E3 MAR=00 A=0E0 SP=FF B=781
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      T6: A(E,L), BS(E), Reset
      -- NEXT INSTRUCTION --
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
```

```
T1: PC(I), RAM(E), MDR(L)
     PC=02 IR=2E MDR=7FF MAR=01 A=0E0 SP=FF B=781
     (ION=0 C=0 Z=0 R=0) FLG=0
     IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
     OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
38
     ~Decode:
     This is non MRI Instruction
                               // IR <-MDR(4-7)
     T2: MDR(E) ,IR(L)
     PC=02 IR=2F MDR=7FF MAR=01 A=0E0 SP=FF B=781
     (ION=0 C=0 Z=0 R=0) FLG=0
     IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
     OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      * * * * * * * * HALT has occured * * * * * * *
     PC=02 IR=2F MDR=7FF MAR=01 A=0E0 SP=FF B=781
     (ION=0 C=0 Z=0 R=0) FLG=0
     IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
     OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

# 3. SKI 2

# Input File:-

Number of Instructions :- 4

SKI 2

ADD B

ASR 3

HLT



```
◀▶
      output.txt
      ~Fetch:
      T0 : PC(E) , MAR(E,L)
      T1: PC(I), RAM(E), MDR(L)
      PC=01 IR=00 MDR=F22 MAR=00 SP=FF A=E52 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Decode:
      This is non MRI Instruction
                                  // IR <-MDR(4-7)
      T2: MDR(E), IR(L)
      PC=01 IR=32 MDR=F22 MAR=00 SP=FF A=E52 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      ~Execution:
      * * * * * * * * * SKI 2 * * * * * * * *
      T6: PC(I), Reset
      PC=02 IR=32 MDR=F22 MAR=00 SP=FF A=E52 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
      --- NEXT INSTRUCTION ---
     ~Fetch:
     T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
      PC=03 IR=32 MDR=7E3 MAR=02 SP=FF A=E52 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
     ~Decode:
      This is non MRI Instruction
      T2: MDR(E) ,IR(L)
                               // IR <-MDR(4-7)
      PC=03 IR=2E MDR=7E3 MAR=02 SP=FF A=E52 B=000
      (ION=0 C=0 Z=0 R=0) FLG=0
      IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
      OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
     ~Execution:
     * * * * * * * * ASR A,3 * * * * * * *
      PC=03 IR=2E MDR=7E3 MAR=02 SP=FF A=FCA B=000
```

(ION=0 C=0 Z=0 R=0) FLG=0

T6: A(E,L), BS(E), Reset

IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110 OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FGO=0000

```
--- NEXT INSTRUCTION ---
~Fetch:
T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
PC=04 IR=2E MDR=7FF MAR=03 SP=FF A=FCA B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
~Decode:
This is non MRI Instruction
                          // IR <-MDR(4-7)
T2: MDR(E), IR(L)
PC=04 IR=2F MDR=7FF MAR=03 SP=FF A=FCA B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
* * * * * * * * * HALT has occured * * * * * * *
PC=04 IR=2F MDR=7FF MAR=03 SP=FF A=FCA B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

# **Interrupt Handling**

It is implemented by kbhit() whenever any key is pressed it checks whether the key is "i". If the key pressed is "i" then an interrupt occurs and sets the R flag. It will jump to Interrupt handling Subroutine and the return address is saved in the stack.

Interrupt handling Subroutine is present from 0xF0 location in RAM and at last location of subroutine has a JMP instruction which takes the PC to the main program.

After interrupt handling, the PC takes the return address from the stack and resets the R flag.

There is an ION flag which signifies whether a processor can take an interrupt or not.

ION flag = 0 indicates that the processor can take and handle Interrupt.

ION flag = 0 indicates that the processor won't take and handle any Interrupt.

### **Example:**

```
Input File:-
```

Number of Instructions: - 3

ADD B

SUB B


**HLT** 

```
no of instructions:
3
700
710
7FF
```

```
.....Interrupt Handling.....
.
* * * * * * * *Interrupt has been serviced* * * * * * *
PC=F1 IR=20 MDR=700 MAR=FE SP=FE A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
PC=01 IR=20 MDR=700 MAR=FE SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
--- NEXT INSTRUCTION ---
~Fetch:
T0 : PC(E) , MAR(E,L)
T1 : PC(I) , RAM(E) , MDR(L)
PC=02 IR=20 MDR=710 MAR=01 SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
```

```
~Decode:
This is non MRI Instruction
T2: MDR(E), IR(L) // IR <-MDR(4-7)
PC=02 IR=21 MDR=710 MAR=01 SP=FF A=700 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
~Execution:
PC=03 IR=2F MDR=7FF MAR=02 SP=FF A=0 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FG0=0000
* * * * * * * * HALT has occured * * * * * * *
PC=03 IR=2F MDR=7FF MAR=02 SP=FF A=0 B=000
(ION=0 C=0 Z=0 R=0) FLG=0
IN1=005 IN2=000 IN3=000 IN4=000 -- FGI=0110
OUT1=000 OUT2=000 OUT3=000 OUT4=000 -- FGO=0000
```

# **Hardware implementation of ALU**



Based on values of MDR[5] and MDR[4], result is selected among 4 different operations.

00 - ADD

01 - SUB

10 - CLA

11 - CMA

And correspondingly zero and carry flags will be updated.

#### **Updating Carry Flag:**

In addition, based on the values of A and (B or from memory) if calculation happens to generate a carry then carry flag will be set i.e. 1 otherwise 0.

In case of Subtraction, we are using a hardware which computes subtraction as:

A SUB B = A - B + C - 1, where C is carry flag


If C == 1 (set), simply A - B

else if C == 0, then A - B - 1 and hence use of NOT gate in b/w is justified.

#### **Updating Zero Flag:**

The NOR gate outputs a 1 only if all input bits are 0. If any input bit is a 1, the NOR's output is a 0.

# **Hardware implementation of ASR in Barrel Shifter**



If A[11] = 1 i.e. value in accumulator is negative and hence shifted bits are '1'. If A[11] = 0 i.e. value in accumulator is positive and hence shifted bits will be '0'.

Barrel shifter is able to complete the shift in a single clock cycle, giving it a great advantage over a simple shifter which can shift n bits in n clock cycles.

### **Conclusion**

EDITH deals with instruction set of size 12-bit using RAM 256X12 bits. It decodes a macro-instruction as I bit, Opcode(3-bits) and 8-bits for address. MSB is considered as I bit, which signifies the type of addressing whether direct or indirect while dealing with MRI instructions or whether register type or I/O type instructions in case of NON-MRI instructions.

MRI: Next to I bit, 3 bits are used for opcode which is used to identify the type of instruction we want to execute in a program, followed by last 8-bits that are used for address handling.

NON-MRI: Next to I bit, 3 bits are always '111', further 4 bits are identifying as opcode for non-MRI instructions, it signifies the type of instruction to be executed, and last 4 bits represents data in case of MVI instruction, shift count in case of shift operations, port selector in case of I/O operation, and can be any value otherwise.

Flags dealt in the Processor are ION, C, Z, R

ION: To signify whether a processor can take an interrupt or not.

C: To signify the carry bit while dealing the arithmetic instructions.

Z: To signify the zero value of the accumulator

R: To signify an interrupt.

EDITH also takes care of an interrupt (**CONDITION**: when ION = 0) that might be generated while executing a program. It first completes the execution of the particular macro-operation it is performing and then handles interrupt and further it continues to execute the program where it has left off.