



Am30LV0064D

64 Megabit (8 M x 8-Bit)

CMOS 3.0 Volt-only Flash Memory with UltraNAND™ Technology

DISTINCTIVE CHARACTERISTICS

■ Single power supply operation

- Full voltage range: 2.7 to 3.6 volt read, erase, and program operations
- Separate V_{CCQ} for 5 volt I/O tolerance

■ Automated Program and Erase

- Page program: 512 + 16 bytes
- Block erase: 8 K + 256 bytes

■ Block architecture

- 8 Kbyte blocks + 256 byte spare area (separately erasable, readable, and programmable)
- 512 byte page + 16 byte spare area for ECC and other system overhead information

■ Fast read and program performance (typical values)

- Read: < 7 μ s initial, < 50 ns sequential
- Program: 200 μ s (full page program at 400 ns/byte)
- Erase: < 2 ms/8 Kbyte block

■ Pinout and package

- Industry Standard NAND compatible pinout with 8-bit I/O bus and control signals
- TSOP-II 44/40 pin package (standard and reverse) with copper lead frame for higher reliability
- 40-ball FBGA package provides higher reliability and “packing density”

■ Command set

- Basic Command set: Read Data, Read ID, Read Status, Input Data, Program Data, Block Erase, Reset
- Superset Commands: Gapless Sequential Read Data, Erase Suspend/Resume

■ Operation status byte

- Provides a software method of detecting program or erase operation completion, program/erase pass/fail condition, erase suspend status, and the write protect status

■ Operating current (typical)

- Read: 10 mA (sequential)
- Program: 10 mA
- Erase: 10 mA
- Standby: 10 μ A (CMOS)

■ Block erase suspend/resume

- Suspends an erase operation to read data from, or program data to, a block that is not being erased, then resumes the erase operation

■ Ready/Busy# pin (RY/BY#)

- Provides a hardware method of detecting program or erase cycle completion

■ WP# input pin

- At V_{IL} , the device is protected. Program or erase operations in the device are inhibited
- At V_{IH} , the device is unprotected. Program and erase operations are allowed

■ Minimum 10,000 program/erase cycles guaranteed per block, without ECC (> 1 million cycles with ECC)

■ 10-year data retention at 85°C

■ Industrial temperature range, –40°C to +85°C

■ 100% good blocks over product lifetime

GENERAL DESCRIPTION

The Am30LV0064D is a 64 Mbit mass storage Flash memory device, organized as 8 Kbyte (+256 byte) blocks (1,024 blocks total), each with 16 pages of 512 (+16) bytes (16,384 pages total).

The device is suited to high-density applications in which data is sequential and requires frequent, fast write capability. The UltraNAND™ block and page architecture is capable of accommodating applications requiring IDE disk drive-compatible blocks.

Each device requires only a **single 3.0 volt power supply** for read, program, and erase functions. Internally generated and regulated voltages are provided for program and erase operations. A V_{CCQ} pin is provided to allow 5 volts to be applied to the output buffer logic. With 5 volt tolerant inputs, the V_{CCQ} pin provides the Flash device with 5 volt tolerant I/O.

The Am30LV0064D is entirely command set compatible with industry standard NAND instructions and timing. Commands are written to the command register through the 8-bit I/O bus using standard NAND write timing. Register contents serve as inputs to an internal state-machine that controls the read, erase, and programming circuitry. Write cycles also internally latch addresses and data needed for the read, programming, and erase operations. Reading data out of the device is similar to reading from NAND Flash devices. The device has an initial page read access time of 7 μ s, with subsequent byte accesses of less than 50 ns per byte.

Device programming occurs on a page basis by executing the Input Data and Program Data command sequences. This initiates the **Embedded Program** al-

gorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin.

Device erasure is performed on a block basis and occurs by executing the Block Erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically executes the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin. The **block erase architecture** allows memory blocks to be erased and reprogrammed without affecting the data contents of other blocks. The **Erase Suspend/Erase Resume** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any block that is not selected for erasure. True background erase can thus be achieved. The device is fully erased when shipped from the factory.

The host system can detect whether a sequential read, program, or Block Erase operation is complete by observing the RY/BY# pin or by reading the **status register**. After a program or erase cycle has been completed, the device is ready to accept another command.

Hardware data protection is provided by a write protect (WP#) input pin which inhibits all program and erase operations when asserted (low).

The device offers a **standby mode** as a power-saving feature. Once the system places the device into the standby mode power consumption is greatly reduced.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness.

TABLE OF CONTENTS


Product Selector Guide	4	Reset (FFh)	23
Block Diagram	4	Figure 12. Reset.....	23
Connection Diagrams	5	Absolute Maximum Ratings	24
Special Handling Instructions	6	Figure 13. Maximum Negative Overshoot Waveform	24
Pin Configuration	7	Figure 14. Maximum Positive Overshoot Waveform	24
Logic Symbol	7	Operating Ranges	24
Functional Pin Description	8	DC Characteristics	25
Input/Output Pins (I/O7–I/O0)	8	Test Conditions	25
Command Latch Enable (CLE)	8	Table 6. Test Specifications	25
Address Latch Enable (ALE)	8	Figure 15. Test Setup.....	25
Chip Enable (CE#)	8	AC Characteristics	26
Read Enable (RE#)	8	Command, Data, and Address Input	26
Write Enable (WE#)	8	Normal Operation	26
Write Protect (WP#)	8	Mode Selection	27
Spare Area Enable (SE#)	8	Key To Switching Waveforms	27
Ready/Busy Output (RY/BY#)	8	Figure 16. Command Input Cycle	28
Device Power Supply (V _{CC})	8	Figure 17. Address Input Cycle.....	28
Output Buffer Power Supply (V _{CCQ})	8	Figure 18. Data Input Cycle	29
Ground (V _{SS})	8	Figure 19. Serial Read Cycle	29
Cell Layout And Address Assignment	9	Figure 20. Status Read Cycle	30
Figure 1. Mass Storage Device Cell Layout.....	9	Figure 21. Read Data.....	30
Table 1. Address Assignment	9	Figure 22. Read Data (Interrupted by CE#)	31
Ordering Information	10	Figure 23. Read Spare Area	31
Device Bus Operations, Command Set, And		Figure 24. Sequential Read	32
Command Definitions	11	Figure 25. Page Program.....	32
Table 2. Am30LV0064D Device Bus Operations	11	Figure 26. Block Erase.....	33
Table 3. Am30LV0064D Command Set	11	Figure 27. Erase Suspend	33
Table 4. Am30LV0064D Command Definitions	12	Figure 28. Erase Resume	34
Device Operations	13	Figure 29. Sequential Page Program.....	34
Read Operations	14	Figure 30. ID and Manufacturer Read.....	35
Read Data (00h / 01h)	14	Figure 31. Write Protect (WP#) Timing During Power Transitions.....	35
Figure 2. Read Data.....	14	Program And Erase Characteristics	36
Gapless Read (02h) (Superset Command)	15	Valid Blocks	36
Figure 3. Gapless Read	15	Latchup Characteristics	36
Read Spare Area (50h)	16	TSOP II Pin Capacitance	36
Figure 4. Read Spare Area	16	Data Retention	36
Read ID (90h)	17	Physical Dimensions	37
Table 5. Am30LV0064D ID Codes	17	TS 044—44/40-Pin Standard Thin Small Outline Package II ..	37
Figure 5. Read ID.....	17	TSR044—44/40-Pin Reverse Thin Small Outline Package II ..	38
Read Status (70h)	18	FBE040—40-Ball Fine Pitch Ball Grid Array (FBGA)	
Figure 6. Device Status Register Bit Definition	18	8 x 15 mm package	39
Figure 7. Read Status	18	Revision Summary	40
Program Operations	18	Revision A (December 1998)	40
Input Data (80h)	18	Revision B (December 1998)	40
Page Program (10h)	19	Revision B+1 (January 1999)	40
Figure 8. Input Data and Page Program	19	Revision B+2 (February 1999)	41
Figure 9. Program Operations Flow Chart	20	Revision B+3 (March 8, 1999)	41
Erase Operations	21	Revision B+4 (April 21, 1999)	41
Block Erase (60h) (D0h)	21	Revision B+5 (June 17, 1999)	41
Figure 10. Block Erase.....	21	Revision C (May 19, 2000)	41
Erase Suspend (B0h) (Superset Command)	21	Revision C+1 (June 23, 2000)	41
Erase Resume (D0h) (Superset Command)	21	Revision C+2 (August 14, 2000)	41
Figure 11. Erase Suspend and Erase Resume.....	22	Revision C+3 (October 6, 2000)	41
Reset Operation	23		

PRODUCT SELECTOR GUIDE



Family Part Number	Am30LV0064D
Option	J40
Number of Usable Blocks Guaranteed	1024
Percentage of Usable Blocks Guaranteed	100%

Note: See “AC Characteristics” for full specifications.


BLOCK DIAGRAM



CONNECTION DIAGRAMS



CONNECTION DIAGRAMS (Continued)



Note: The ball grid array is depopulated to 40 signal balls. The maximum package height is 1.2 mm. The 9 x 9 x 9 x 9 outrigger balls (shaded) may be required for higher density devices in larger packages. The shaded ball region should be treated as a “keep out” area with pads placed to allow larger devices to be accommodated.

Special Handling Instructions


Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

PIN CONFIGURATION

I/O7–I/O0	= 8 Inputs/Outputs
CE#	= Chip Enable input
RE#	= Read Enable input
WE#	= Write Enable input
SE#	= Spare area Enable input
ALE	= Address Latch Enable input
CLE	= Command Latch Enable input
WP#	= Write Protect input
RY/BY#	= Ready/Busy output (open drain)
V _{CC}	= 3.0 Volt-only single power supply for the Flash device core (see Product Selector Guide for voltage supply tolerances)
V _{CCQ}	= Single power supply for output buffers (see V _{CCQ} signal description)
V _{SS}	= Device ground
NC	= Pin not connected internally
RFU	= Reserved for future use

LOGIC SYMBOL



FUNCTIONAL PIN DESCRIPTION

Input/Output Pins (I/O7–I/O0)

The eight I/O pins are used to send commands, addresses, and data to the device, and to receive data during read operations.

Command Latch Enable (CLE)

The CLE input controls activation of the command register for the receipt of commands. When CLE is high, the command is latched into the command register on the rising edge of the Write Enable (WE#) signal.

Address Latch Enable (ALE)

The ALE input controls activation of the address register during the address latch operation, or the data register during the Input Data operation. When ALE is high, the address information is latched on the rising edge of the Write Enable (WE#) signal. When ALE is low (and the CLE input is low) the Input Data information is latched on the rising edge of the Write Enable (WE#) signal. ALE must remain high for the entire address sequence or device will reset.

Chip Enable (CE#)

The CE# input controls the active/standby mode during command, data, and address inputs. During the command and address latch operations, CE# must be low prior to the falling edge of Write Enable (WE#). During Input Data operations, CE# must remain low until after the rising edge of WE# during the final Data In operation. When CE# is high, and an internal operation is not in process, the device goes into standby mode and current consumption is greatly reduced.

The CE# signal is ignored during program or erase operation, as indicated by the Busy state (RY/BY# = low).

Read Enable (RE#)

The RE# input controls the serial data output and status from the I/O lines. The data output is triggered on the falling edge of RE#, with valid data available after a delay of t_{REA} . The Status output data is also triggered on the falling edge of RE#, with the status available after a delay of t_{RLS} .

Write Enable (WE#)

The WE# input is used to control the Data/Command on the I/O lines during write operations. The I/O lines are latched on the rising edge of the WE# signal.

Write Protect (WP#)

The WP# input provides protection from inadvertent program/erase commands. The internal voltage regulator is reset when WP# is low, thereby preventing any program or erase operations from occurring.

The WP# input should be kept low (V_{IL}) during power-up until V_{CC} is above V_{CC-min} . During power-down WP# should be driven low (V_{IL}) before V_{CC} is below V_{CC-min} .

Spare Area Enable (SE#)

The SE# input controls access to the 16 bytes of spare area on each page. When SE# is not asserted (high), the spare area for the selected page is not enabled, and all input or output data is directed towards the primary 512 byte storage space. When SE# is asserted (low), access to the spare area is enabled, and data can be transferred to or from the 16 bytes of spare area for the appropriate page as needed. With SE# asserted (low) information can still be transferred to or from the 512 byte main Flash page, but when the end of the page is reached (byte 511) the device will automatically begin transferring information to or from the spare area.

During the Read Spare Area command sequence (50h) the SE# input must be asserted (low) during the command phase (CLE high). In all other cases when the spare area is to be accessed, the SE# input must be asserted (low) at least two access cycles prior to the spare area access. This would require the SE# input to be low by the time byte address 510 is selected, and SE# must remain low during the entire period that the spare area is accessed.

Ready/Busy Output (RY/BY#)

The RY/BY# output indicates the operation status of the device. When RY/BY# is high, the device is ready to accept the next operation. When RY/BY# is low, an internal program, erase, or random read operation is in progress.

RY/BY# is an open drain output pin which allows multiple RY/BY# pins to be wire-ORed together. The RY/BY# output pin requires an external pull-up resistor to V_{CC} (or V_{CCQ}) for proper operation.

Device Power Supply (V_{CC})

The minimum V_{CC} operating voltage for the Am30LV0064D is 2.7 volts. The device has an operating voltage range from 2.7 volts to 3.6 volts.

Output Buffer Power Supply (V_{CCQ})


The output voltage generated on the device is determined based on the V_{CCQ} power supply input level. A V_{CCQ} of 2.7 to 3.6 volts will allow the device to function as a 3.0 Volt-only device. A V_{CCQ} of 4.5 to 5.5 volts provides 5 volt I/O tolerance.

All input only signals are 5 volt tolerant by design, independent of the voltage on V_{CCQ} .

Ground (V_{SS})

The V_{SS} pins on the device must be grounded.

CELL LAYOUT AND ADDRESS ASSIGNMENT



Note: Device programming is executed on a page basis while erase is performed on a block basis. During read operations, data is transferred from the Flash array to the internal Data Register on a page basis. Data is then sequentially read from the Data Register on a Byte basis.

Figure 1. Mass Storage Device Cell Layout

Table 1. Address Assignment

	I/O 7	I/O 6	I/O 5	I/O 4	I/O 3	I/O 2	I/O 1	I/O 0
First Cycle	A7	A6	A5	A4	A3	A2	A1	A0
Second Cycle	A16	A15	A14	A13	A12	A11	A10	A9
Third Cycle	X	X	A22	A21	A20	A19	A18	A17

Legend:

Axx = specific address bit, X = don't care (V_{IH} or V_{IL})


Notes:

1. A8 is automatically set "Low" or "High" by the 00h or 01h command.
2. A22 to A13 specifies the Block Address, A12 to A9 specifies the Page Address within a block, and A7 to A0 identifies the byte address within half a page.

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The Ordering Part Number or OPN (Valid Combination) is formed by a combination of the elements below.



Valid Combinations for TSOP Packages	
AM30LV0064DJ40	E2I, F2I

Valid Combinations for FBGA Packages			
Order Number		Package Marking	
AM30LV0064DJ40	WGI	L064DJ40V	I

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS, COMMAND SET, AND COMMAND DEFINITIONS

This section describes the requirements and use of the device bus operations, the command set, and the command definitions. The device bus operations are initiated through the internal command register which decodes the command to determine the current operation to be performed. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the

commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine whose outputs dictate the function of the device. Table 2 lists the device bus operations including the inputs and control levels they require, and the resulting output. Table 3 lists the command set, and Table 4 lists the command definitions. The “Device Operations” section describes each of these operations in detail.

Table 2. Am30LV0064D Device Bus Operations

Operation	CE#	RE#	WE#	SE#	CLE	ALE	WP#	I/O7–I/O0
Read Data Area	L	L	H	L/H	L	L	X	D _{OUT}
Read Spare Area	L	L	H	L	L	L	X	D _{OUT}
Read ID, Status	L	L	H	X	L	L	X	D _{OUT}
Write Data	L	H	L	L/H	L	L	X	D _{IN}
Write Command	L	H	L	X	H	L	X	C _{IN}
Write Address	L	H	L	X	L	H	X	A _{IN}
Standby	V _{CC} ± 0.3 V	X	X	V _{CC} ± 0.3 V V _{SS} ± 0.3 V	X	X	V _{CC} ± 0.3 V V _{SS} ± 0.3 V	High-Z
Write Protect	X	X	X	X	X	X	(See Note)	X

Legend:

L = Logic Low = V_{IL}, H = Logic High = V_{IH}, X = Don't Care, A_{IN} = Address In, C_{IN} = Command In, D_{IN} = Data In, D_{OUT} = Data Out

Note: If WP# = V_{IL}, the Flash device is protected and will not allow program or erase operations to occur. If WP# = V_{IH}, the device is unprotected and may be programmed or erased.

Table 3. Am30LV0064D Command Set

Operation	Cycle 1	Cycle 2	Valid During Busy
Read Data	00h/01h	–	No
Gapless Read	02h	–	No
Read Spare Area	50h	–	No
Read ID	90h	–	No
Read Status	70h	–	Yes
Input Data	80h	–	No
Page Program	10h	–	No
Block Erase	60h	D0h	No
Erase Suspend	B0h	–	Yes
Erase Resume	D0h	–	No
Reset	FFh	–	Yes

Table 4. Am30LV0064D Command Definitions

Command Sequence (Note 2)	Bus Cycles (Note 1)											
	First		Second		Third		Fourth		Fifth (Note 8)		Sixth	
	Oper.	Data	Oper.	Data	Oper.	Data	Oper.	Data	Oper.	Data	Oper.	Data
Read Data Area—First Half Page	WR	00	WR	SA	WR	SA	WR	SA	RD	Data	Etc.	Etc.
Read Data Area—Second Half Page	WR	01	WR	SA	WR	SA	WR	SA	RD	Data	Etc.	Etc.
Read Data Area—Gapless Read (Note 3)	WR	02	WR	SA	WR	SA	WR	SA	RD	Data	Etc.	Etc.
Read Spare Area (Note 4)	WR	50	WR	SA	WR	SA	WR	SA	RD	Data	Etc.	Etc.
Read ID	WR	90	WR	00	RD	01	RD	E6				
Read Status	WR	70	RD	SR	Etc.	Etc.						
Input Data	WR	80	WR	SA	WR	SA	WR	SA	WR	Data	Etc.	Etc.
Program Data	WR	10										
Block Erase (Note 5)	WR	60	WR	BA	WR	BA	WR	D0				
Erase Suspend (Note 6)	WR	B0										
Erase Resume (Note 8)	WR	D0										
Reset	WR	FF										

Legend:

WR = Write Cycle Byte, RD = Read Cycle, SA = Starting Address, Etc. = previous sequence continues as needed, SR = Status Register, AR = Address Register, DR = Data Register, BA = Block Address Byte

Notes:

1. All values are in hexadecimal.
2. See Table 2 for description of bus operations.
3. The Gapless Read command is similar to the Read Data Area commands except that the 7 μ s latency does not occur when the Page address pointer steps to the next page to be read. This command requires that the starting byte address is located within the first half of the selected Page.
4. For the Read Spare Area command it is necessary for the SE# pin to be low during the CLE cycle and when actively reading from the 16 byte Spare Area. For all other commands the SE# pin must be low at least two cycles prior to the first spare area access at byte address 512 (low before byte address 510).
5. The two byte Block Address cycles load address bits A22–A9 into the device. Since only address bits A22–A13 are required for a Block address, address bits A12–A9 are don't care.
6. The system may read and program in non-erasing Blocks when in the Erase Suspend mode. The Erase Suspend command is valid only during a Block erase operation.
7. The Erase Resume command is valid only during the Erase Suspend mode
8. The fifth bus cycle for read operations follows the read latency delay.

DEVICE OPERATIONS

When the AMD Mass Storage Flash device powers up, the command decoder is initialized to a wait for command state. In order to perform any function, the device must be programmed for the desired operation. Specific commands must be issued to the device to select one of the read modes, to input or program data, to perform one of the block erase functions, or to reset the device.

There are a number of commands available for reading information from the UltraNAND Flash device. These include Read Data to read out of the Flash array, Gapless Read to read data in a special high performance mode, Read Spare Area to read the 16 byte spare area in each page, Read ID to determine the manufacturer and device ID, and Read Status to check the device status.

Programming data into the Flash array is a two step process and requires that two separate command sequences be performed. The data to be programmed must first be loaded into the Data Registers using the Input Data command sequence. After the data is loaded the Page Program command is performed to transfer the information from the Data Registers to the Flash array.

Device erasure occurs on an 8 Kbyte block basis, with each block in the device containing 16 pages and the respective spare area for each page. During block erase, the Flash device supports erase suspend and erase resume to allow time critical tasks to be performed. These time critical tasks can be to read or program in a block that is not currently selected for erasure.

The Flash device also supports a reset command sequence to reset the device and return it to the wait for command state.

All of the commands and their functions supported by the Flash device are described in the following sub-sections with simplified timing diagrams included. The timing diagrams are intended to illustrate the relationship of each of the control, status, and data signals for each of the command sequences. Please refer to the AC/DC Characteristics section for more complete timing information.

In each of the simplified timing diagrams, the polling period during device busy ($RY/BY\# = V_{IL}$) is not shown. During device busy the system can poll the device internal status register or monitor the RY/BY# pin to determine when the internal operation is complete.

Read Operations


Read Data (00h / 01h)

There are two commands available for reading from the Flash array (via the Data Registers). These are Read Data—(starting with the) First Half Page (00h) and Read Data—(starting with the) Second Half Page (01h).

The commands are identical except for the starting region within the selected page. After the command cycle, three address cycles are used to input the starting address for the read operation. Upon the rising edge of the final WE# pulse there is a 7 μ s latency in which 528 bytes of information are transferred from the Flash array page to the 528 byte Data Register. During the 7 μ s latency period the Flash device will appear busy and either the RY/BY# signal or the status register may be used to monitor the completion of the data transfer. Only the Reset and Read Status commands are valid during the period that the device is busy. Once the information has been loaded into the

Data Register, it may be sequentially read with consecutive 50 ns RE# pulses. Each RE# pulse will automatically advance the column address by one. Once the last column has been read, the page address will automatically increment by one and the Data Register will be updated with information from the new page after a 7 μ s latency period.

During the sequential read mode, if the Spare Area Enable input (SE#) is high, the column address will advance to address 511 and then the page address will increment by one. If the SE# input is low, the column address will advance to address 527 before the page address is incremented. This allows information in the Spare Area to be read at the end of the page before the next page of information is transferred into the Data Registers. In the case of the Read Data command, the SE# input may go low anytime from before the command is issued to before address 510 is accessed. This allows the Flash internal logic to correctly enable the Spare Area for reading.



Notes:

1. CE# is don't care in between WE# and RE# transitions.
2. Falling edge of CE# to valid data must be >45 ns.
3. CE# transition when RY/BY# is low terminates read operation.
4. ALE must remain high for entire address latch operation; no transitions allowed.

Figure 2. Read Data

Gapless Read (02h) (Superset Command)

The Gapless Read command is almost identical to the Read Data command, except that it allows reading from multiple pages with only one 7 μ s latency occurring on the first page transfer. After the command cycle is used to write the Gapless Read op-code to the device, three address cycles are used to input the starting address for the Gapless Read operation.


The Gapless Read operation requires that the address entered specifies an address location in the first half of the selected page. Upon the rising edge of the final WE# pulse there is a 7 μ s latency in which 528 bytes of information are transferred from the Flash array page to the 528 byte Data Register. During this 7 μ s period the device will appear busy and either the RY/BY# signal or the status register may be used to monitor the completion of the data transfer. Only the Reset and Read Status commands are valid during the period that the device is busy. Once the information has been loaded into the Data Register, it may be sequentially read with consecutive 50 ns RE# pulses.

Each RE# pulse will automatically advance the column address by one. Once the last column has been read, the page address will automatically increment by one and the Data Register will be updated with the new page.

In the case of the Gapless Read, there is no 7 μ s latency period encountered when moving from the current page to the next sequential page.

During the sequential read mode, if the Spare Area Enable input (SE#) is high, the column address will advance to address 511 and then the page address will increment by one. If the SE# input is low, the column address will advance to address 527 before the page address is incremented. This allows information in the Spare Area to be read at the end of the page before the next page of information is transferred into the Data Registers.

This is an AMD superset command which is not available on competitive devices in the marketplace.



Notes:

1. CE# is don't care in between WE# and RE# transitions.
2. Falling edge of CE# to valid data must be >45 ns.
3. CE# transition when RY/BY# is low terminates read operation.
4. ALE must remain high for entire address latch operation; no transitions allowed.

Figure 3. Gapless Read

Read Spare Area (50h)

The Read Spare Area command is similar to the Read Data command, except that it only reads information from the selected page 16 byte Spare Area (address locations 512 through 527). After the command cycle is used to write the Read Spare Area op-code to the device, three address cycles are used to input the starting address for the read operation. During the Read Spare Area command cycle the SE# input must be low.

Because the Read Spare Area operation only reads the 16 byte spare area in the page, address bits A7–A4 are don't care. Address bits A22–A9 are used to select the Page, and address bits A3–A0 are used to select the starting byte within the Spare Area of the Page. Upon the rising edge of the final WE# pulse there is a 7 μ s latency in which all 528 bytes of information are transferred from the Flash array page to the 528 byte Data Register. Following the data transfer the internal address pointer will point to the byte selected in the Spare Area. During the 7 μ s data transfer period the device will appear busy and the RY/BY# signal or the status register may be used to monitor

the completion of the data transfer. Only the Reset and Read Status commands are valid during the period that the device is busy. Once the information has been loaded into the Data Register, the Spare Area information may be sequentially read with consecutive 50 ns RE# pulses. Each RE# pulse will automatically advance the Spare Area column address by one. Once the last column has been read, the page address will automatically increment by one and the Data Register will be updated with the new page after a 7 μ s latency.

During the sequential read mode, the Spare Area Enable input (SE#) must be low. This is necessary any time the Spare Area is being read. In this operation, the column address will advance from the selected starting byte location to address 527 before the page address is incremented. After the next page of information is transferred to the Data Register, sequential read operations will begin in the Data Register at address location 512. Unlike the Read Data and Gapless Read modes, the Read Spare Area operation requires that the SE# input be asserted low prior to the command being issued to the device.




Figure 4. Read Spare Area

Read ID (90h)

The Read ID operation is used to read the Manufacturer's ID and the Device ID from the Flash device. After the command cycle, one address cycle is used to input

a 00h value into the device. Upon the rising edge of the final WE# pulse, the two bytes of information may be sequentially read with two consecutive 50 ns RE# pulses.

Table 5. Am30LV0064D ID Codes

	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	ID Code
Manufacturer	0	0	0	0	0	0	0	1	01h
Device	1	1	1	0	0	1	1	0	E6h




Figure 5. Read ID

Read Status (70h)

The Read Status operation is used to read the device status to determine if the device is ready, in the write protect mode, erase suspended, or if the previous program/erase operation completed without error. After the rising edge of the command cycle WE# pulse, the falling edge of CE# or RE#, whichever occurs last, will

output the contents of the status register on the 8 I/O pins, I/O7–I/O0. The status register is constantly updated and does not require either CE# or RE# to be toggled. By utilizing the Read Status operation, multiple devices with RY/BY# pins wired together may be polled to determine their specific status.




Figure 6. Device Status Register Bit Definition




Figure 7. Read Status

Program Operations

Input Data (80h)

The Input Data command sequence is the first of two operations that must be performed to program information into one of the Flash pages. The second operation, Page Program, is used to transfer information from the Data Registers to the Flash array after

the Input Data procedure loads the Data Registers. In order to set the starting region within the Data Registers (first half, second half, or Spare Area), the appropriate command (00h, 01h, 50h) should be issued prior to the Input Data command being performed. If a command is not submitted to assign the starting region, the starting region will be determined by its previous state.

After the command cycle, three address cycles are used to input the starting address for the Input Data operation. Upon the rising edge of the final WE# pulse, between 1 and 528 bytes of information can be loaded into the Data Register with consecutive 50 ns WE# pulses. Each WE# pulse will automatically advance the Data Register address pointer by one. If additional write pulses are issued after the last address has been written (511 if SE# is high or 527 if SE# is low), the Data Register address pointer will wrap around to 0. If additional WE# pulses are issued, the device will continue to store information into the Data Register until a new command is issued.

The Spare Area Enable input (SE#) must be low by the time address 510 is accessed in order to load information into the last 16 bytes of the Data Register. If the SE# input is high, the Data Register address will advance to address 511. If the SE# input is low, the column address will advance to address 527. This allows information that needs to be programmed into the Spare Area of the page to be loaded into the Data Registers properly. Please refer to Figure 8 for the simplified timing diagram for Input Data and Page Program.

Page Program (10h)


The Page Program command sequence is issued after the Input Data operation has loaded the proper data in the Data Registers. Upon the rising edge of the command cycle WE# pulse, this operation typically transfers infor-

mation from the Data Registers to the Flash array in 200 μ s or less, and the Flash device will appear busy during the data transfer operation. The RY/BY# signal or the status register may be used to monitor completion of the data transfer. Only the Reset and Read Status commands are valid during the period that the device is busy.

Only those bytes loaded with the Input Data command sequence will be programmed in the Flash array. This allows partial page programming to be performed as needed. If no bytes were loaded into the Data Register, or if the Page Program command is issued without the Input Data command being performed, no program operation will occur. Unless ECC has been implemented, a given page may not be reprogrammed without an intervening erase operation being performed on the block that contains that page. After programming a page, the status register bit I/O0 should be checked to verify that the program operation completed properly.

The Spare Area Enable input (SE#) must be low in order to program information into the last 16 bytes of the page that is selected for programming. If the SE# input is high, the Spare Area will not be programmed.

Please refer to Figure 8 for the simplified timing diagram for Input Data and Page Program and to Figure 9 for a flow chart describing the device program procedure.



Notes:

1. CE# is don't care in between WE# and RE# transitions.
2. Falling edge of CE# to valid data must be >45 ns.
3. ALE must remain high for entire address latch operation; no transitions allowed.

Figure 8. Input Data and Page Program




Figure 9. Program Operations Flow Chart

Erase Operations

Block Erase (60h) (D0h)

The Block Erase command sequence is a two command operation procedure that must be performed to erase information in one of the 16 page Flash blocks. After the first command cycle, two address cycles are used to input the block address for the block to be erased. Since the block address only requires address bits A22–A13 to determine the block address, bits A12–A9 are don't care. After the two address cycles are complete, the second command cycle is issued. Upon the rising edge of the final WE# pulse for the

second command cycle, the Flash device will begin the Block Erase operation.

A block typically erases in the Flash array in 2 ms or less and is guaranteed to erase within 10 ms. The Flash device appears busy during the Block Erase operation and either the RY/BY# signal or the status register may be used to monitor completion of the erase. Only the Erase Suspend, Reset, and Read Status commands are valid during the period that the device is busy.

After erasing a block, the status register bit I/O0 should be checked to verify that the erase operation completed properly. Figure 10 shows the simplified timing for Block Erase.




Figure 10. Block Erase

Erase Suspend (B0h) (Superset Command)

The Erase Suspend command sequence is only valid during a Block Erase operation. Upon the rising edge of the command WE# pulse, the Flash device will suspend the Block Erase operation. Either the RY/BY# signal or the status register may be used to determine when the Block Erase has actually been suspended. Once the Erase Suspend has taken effect, read or program operations may be performed in blocks that are not selected for erasure.

Once a Block Erase has been suspended, the suspended Block Erase operation must be completed before another block can be selected for erasure.

When the Erase Suspend command is issued, the Block Erase command is inhibited. The Block Erase will be invalid until an Erase Resume command allows the suspended erase to complete, the device is reset, or power is removed from the device. Refer to Figure 11 for a simplified timing diagram showing the sequence of events required to implement Erase Suspend during a block erase operation. This is an AMD superset command which is not available on competitive devices in the marketplace.

Erase Resume (D0h) (Superset Command)

The Erase Resume command sequence is only valid during an Erase Suspend operation. Upon the rising

edge of the command WE# pulse, the Flash device will resume the Block Erase operation that was suspended. Either the RY/BY# signal or the status register may be used to determine when the Block Erase completes.

After the block finishes the erase operation, the status register bit I/O0 should be checked to verify that the

erase completed properly. Figure 11 is a simplified timing diagram that describes how to execute an Erase Resume operation during Erase Suspend to allow the previously suspended block erase to complete. This is an AMD superset command which is not available on competitive devices in the marketplace.




Figure 11. Erase Suspend and Erase Resume

Reset Operation

Reset (FFh)

The Reset command sequence can be issued any time the Flash device needs to be initialized. This may be required when the device is busy during program, erase, or data transfer operations. Reset will take place on the rising edge of the command cycle WE# pulse. If the WP# input is high, not protected, the Status Register will be set to C0h.

If a second Reset command is issued while a reset is in process, the second Reset command will be ignored. If a Reset command is issued during a program or erase operation, the internal high voltages will be discharged before the device indicates that it is ready (reset complete).

Either the RY/BY# signal or the status register may be used to determine when the Reset operation is done. Figure 12 shows a simplified timing diagram of the reset command sequence.




Figure 12. Reset

ABSOLUTE MAXIMUM RATINGS

Storage Temperature

Plastic Packages -65°C to $+150^{\circ}\text{C}$

Ambient Temperature

with Power Applied. -65°C to $+125^{\circ}\text{C}$

Voltage with Respect to Ground

V_{CC} (Note 1) -0.5 V to $+4.0\text{ V}$

V_{CCQ} (Note 2) -0.5 V to $+6.0\text{ V}$

All other pins (Note 1) -0.5 V to $V_{CC} + 0.5\text{ V}$

Output Short Circuit Current (Note 3) 200 mA

Notes:

1. Minimum DC voltage on input or I/O pins is -0.5 V . During voltage transitions, input or I/O pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is $V_{CC} + 0.5\text{ V}$. See Figure 13. During voltage transitions, input or I/O pins may overshoot to $V_{CC} + 2.0\text{ V}$ for periods up to 20 ns. See Figure 14.
2. For 3.0 volt-only applications, V_{CCQ} should be connected to V_{CC} . To provide 5 V tolerant I/O, V_{CCQ} should be between 4.5 and 5.5 V.
3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 13. Maximum Negative Overshoot Waveform




Figure 14. Maximum Positive Overshoot Waveform

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to $+70^{\circ}\text{C}$

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to $+85^{\circ}\text{C}$

V_{CC} Supply Voltages

V_{CC} for full voltage range 2.7 V to 3.6 V

V_{CCQ} Supply Voltages

V_{CCQ} for full voltage range 2.7 V to 3.6 V

V_{CCQ} for 5 volt I/O tolerance. 4.5 V to 5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
I_{CC1}	Sequential Read Current	$t_{CYCLE}=50$ ns, $CE\#=V_{IL}$, $I_{OUT}=0$ mA	–	10	20	mA
I_{CC2}	Command, Address Input Current	$t_{CYCLE}=50$ ns, $CE\#=V_{IL}$	–	10	20	mA
I_{CC3}	Data Input Current		–	10	20	mA
I_{CC4}	Program Current		–	10	20	mA
I_{CC5}	Erase Current		–	10	20	mA
I_{SB1}	Standby Current (TTL)	$CE\#=V_{IH}$	–	–	1	mA
I_{SB2}	Standby Current (CMOS)	$CE\#=V_{CC}-0.2$ V, $WP\#=SE\#=0V/V_{CC}$	–	10	50	μ A
I_{LI}	Input Leakage Current	$V_{IN}=0$ V to 3.6 V	–	–	10	μ A
I_{LO}	Output Leakage Current	$V_{OUT}=0$ V to 3.6 V	–	–	10	μ A
V_{IH}	Input High Voltage	All I/O Pins	2.0	–	$V_{CCQ} + 0.3$	V
		All Except I/O Pins	2.0	–	$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage, All Inputs		–0.3	–	0.8	V
V_{OH}	Output High Voltage	$I_{OH}=-400$ μ A, $V_{CC}=V_{CCQ}$	$V_{CC}-0.3$	–	–	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1$ mA, $V_{CC}=V_{CCQ}$	–	–	0.4	V
I_{OL} (RY/BY#)	Output Low Current (RY/BY#)	$V_{OL}=0.4$ V	8	10	–	mA

TEST CONDITIONS

Table 6. Test Specifications

Test Conditions	$V_{CC}=3.0$ V $\pm 10\%$	$V_{CC}=3.3$ V $\pm 10\%$	Unit
Output Load	1 TTL Gate		
Output Load Capacitance, C_L (including jig capacitance)	50	100	pF
Input Rise and Fall Times	5		ns
Input Pulse Levels	0.0 – 2.4		V
Input Timing Measurement Reference Levels	1.5		V
Output Timing Measurement Reference Levels	1.5		V




Figure 15. Test Setup

AC CHARACTERISTICS

Command, Data, and Address Input

Parameter		Description	Min	Max	Unit
JEDEC	Std				
	t_{ALS}	ALE Setup Time	0	–	ns
	t_{ALH}	ALE Hold Time	10	–	ns
	t_{CLS}	CLE Setup Time	0	–	ns
	t_{CLH}	CLE Hold Time	10	–	ns
	t_{CES}	CE# Setup Time	0	–	ns
	t_{CEH}	CE# Hold Time	10	–	ns
	t_{DS}	Data Setup Time	20	–	ns
	t_{DH}	Data Hold Time	10	–	ns
	t_{WC}	Write Cycle Time	50	–	ns
	t_{WP}	WE# Pulse Width	30	–	ns
	t_{WH}	WE# Pulse Width High	15	–	ns

Normal Operation







Parameter		Description	Min	Max	Unit
JEDEC	Std				
	t_{ALRE}	ALE to RE# Delay for Data Read	50	–	ns
	t_{AR}	ALE to RE# Delay for ID and Manufacturer Read	100	–	ns
	t_{CEH}	CE# Pulse Width High (to abort sequential page read latency)	100	–	ns
	t_{CELS}	CE# Low to Status Output Valid	–	45	ns
	t_{CHZ}	CE# High to Output High Impedance	–	20	ns
	t_{CR}	CE# Low to RE# Low	100	–	ns
	t_{CRY}	CE# High to RY/BY# High (during abort of sequential page read latency)	–	50 + t (Note 1)	ns
	t_{RC}	Read Cycle Time	50	–	ns
	t_{RP}	RE# Pulse Width	35	–	ns
	t_{REH}	RE# Pulse Width High	15	–	ns
	t_{REA}	RE# Access Time for Data Read (Note 2)	–	35	ns
	t_{REA2}	RE# Access Time for ID and Manufacturer Read	–	35	ns
	t_{RHZ}	RE# High to Output High Impedance	15	30	ns
	t_{RLS}	RE# Low to Status Output Valid	–	35	ns
	t_{WHR}	WE# High to RE# Low	60	–	ns
	t_{OZR}	Output High Impedance to RE# Low	0	–	ns
	t_{RB}	Last RE# Rising Edge to RY/BY# Low	–	100	ns
	t_{RR}	RY/BY# High to RE# Low	20	–	ns
	t_{WB}	WE# High to RY/BY# Low	–	100	ns
	t_R	Transfer Time from Flash Array to Data Register	–	7	μs
	t_{RST}	Reset Time (Read/Program/Erase/after Erase Suspend)	–	5/10/500/5	μs

Notes:

1. Time is dependent on value of pull-up resistor at RY/BY# pin.
2. For customers using $V_{CCQ} > 3.6\text{ V}$, $t_{REA} = 40\text{ ns}$.

AC CHARACTERISTICS






Mode Selection

ALE	CLE	WE#	CE#	RE#	SE#	WP#	RY/BY#	Mode	
L	H		L	H	L/X (Note 1)	X	H	Read Mode	Command Input
H	L		L	H	X	X	H		Address Input
L	H		L	H	X	H	L/H (Note 2)	Write Mode	Command Input
H	L		L	H	X	H	H		Address Input
L	L		L	H	L/H	H	H	Data Input	
L	L	H	L		L/H	X	H	Sequential Read and Data Output	
L	L	H	L	H	L/H	X	L	During Read (Busy)	
X	X	X	X	X	L/H	H	L	During Program (Busy)	
X	X	X	X	X	X	H	L	During Erase (Busy)	
X	X	X	X	X	X	L	X	Write Protect	
X	X	X	H	X	X	X	X	Standby	

Notes:

1. SE# must be asserted during read mode command input during "Read Spare Area" (50h) CLE cycle.
2. The "RESET" (FFh) or "Read Status" (70h) command may be written to the device during busy (RY/BY# is logic low).

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Steady	
	Changing from H to L	
	Changing from L to H	
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance State (High Z)

AC CHARACTERISTICS




Figure 16. Command Input Cycle




Figure 17. Address Input Cycle

AC CHARACTERISTICS




Figure 18. Data Input Cycle




Figure 19. Serial Read Cycle

AC CHARACTERISTICS




Figure 20. Status Read Cycle




Figure 21. Read Data

AC CHARACTERISTICS




Figure 22. Read Data (Interrupted by CE#)




Figure 23. Read Spare Area

AC CHARACTERISTICS




Figure 24. Sequential Read




Figure 25. Page Program

AC CHARACTERISTICS




Figure 26. Block Erase




Figure 27. Erase Suspend

AC CHARACTERISTICS




Figure 28. Erase Resume




Figure 29. Sequential Page Program

AC CHARACTERISTICS




Figure 30. ID and Manufacturer Read




Figure 31. Write Protect (WP#) Timing During Power Transitions

PROGRAM AND ERASE CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit
t_R	Read Data Transfer Time	–	6.5	7	μ s
t_{PGM}	Page Program Time	–	0.2	1.0	ms
t_{ERS}	Block Erase Time	–	2	10	ms

VALID BLOCKS

Symbol	Parameter	Min	Typ	Max	Unit
J40 $N_{V/B}$	Number of Valid Blocks	1024	1024	1024	Blocks

Note: The J40 device is guaranteed to ship with all valid blocks (no invalid blocks).

LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to V_{SS} on all pins except I/O pins	–1.0 V	12.5 V
Input voltage with respect to V_{SS} on all I/O pins	–1.0 V	$V_{CC} + 1.0$ V
V_{CC} Current	–100 mA	+100 mA

Note: Includes all pins except V_{CC} . Test conditions: $V_{CC} = 3.0$ V, one pin at a time.

TSOP II PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0$	7.5	9	pF

Notes:


1. Sampled, not 100% tested.
2. Test conditions $T_A = 25^\circ\text{C}$, $f = 1.0$ MHz.

DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	85°C	10	Years

PHYSICAL DIMENSIONS

TS 044—44/40-Pin Standard Thin Small Outline Package II



Dwg rev AA; 10/99

NOTES:


1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982).
2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
4. TO BE DETERMINED AT SEATING PLANE \boxed{C} . THE SEATING PLANE IS DEFINED AS THE PLANE OF THE CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
5. DATUM PLANE \boxed{H} COINCIDENT WITH BOTTOM OF LEAD, WHERE LEAD EXITS BODY.
6. DATUMS \boxed{A} AND \boxed{B} TO BE DETERMINED AT DATUM \boxed{H} .
7. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM \boxed{H} . DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE.
8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
9. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD TO BE WIDER THAN THE MAXIMUM b DIMENSION BY MORE THAN 0.13 mm. DAMBAR INTRUSION SHALL NOT CAUSE THE LEAD TO BE NARROWER THAN THE MINIMUM b DIMENSION BY MORE THAN 0.07 mm.
10. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
11. LEAD COPLANARITY SHALL BE WITHIN 0.10 mm (0.004 INCHES) AS MEASURED FROM THE SEATING PLANE.

Package	T2 44 (40)		
Jedec	MO-024 (C) AC		
Symbol	MIN	NDM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.30	—	0.45
b1	0.30	0.35	0.40
c	0.12	—	0.21
c1	0.12	0.15	0.16
D	18.28	18.41	18.54
E	11.56	11.76	11.96
E1	10.03	10.16	10.29
e	0.80 BASIC		
L	0.40	0.50	0.60
R	0.12	—	0.25
R1	0.12	—	—

Note: All Dimensions are in Millimeters. 1

PHYSICAL DIMENSIONS

TSR044—44/40-Pin Reverse Thin Small Outline Package II



Dwg rev AA; 10/99

NOTES:


1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982).
2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
4. TO BE DETERMINED AT SEATING PLANE \boxed{C} . THE SEATING PLANE IS DEFINED AS THE PLANE OF THE CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
5. DATUM PLANE \boxed{H} COINCIDENT WITH BOTTOM OF LEAD, WHERE LEAD EXITS BODY.
6. DATUMS \boxed{A} AND \boxed{B} TO BE DETERMINED AT DATUM \boxed{H} .
7. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM \boxed{H} . DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE.
8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
9. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD TO BE WIDER THAN THE MAXIMUM b DIMENSION BY MORE THAN 0.13 mm. DAMBAR INTRUSION SHALL NOT CAUSE THE LEAD TO BE NARROWER THAN THE MINIMUM b DIMENSION BY MORE THAN 0.07 mm.
10. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
11. LEAD COPLANARITY SHALL BE WITHIN 0.10 mm (0.004 INCHES) AS MEASURED FROM THE SEATING PLANE.

Package	T2 44 (40)		
Jedec	MO-024 (C) AC		
Symbol	MIN	NDM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b	0.30	—	0.45
b1	0.30	0.35	0.40
c	0.12	—	0.21
c1	0.12	0.15	0.16
D	18.28	18.41	18.54
E	11.56	11.76	11.96
E1	10.03	10.16	10.29
e	0.80 BASIC		
L	0.40	0.50	0.60
R	0.12	—	0.25
R1	0.12	—	—

Note: All Dimensions are in Millimeters. 1

PHYSICAL DIMENSIONS

FBE040—40-Ball Fine Pitch Ball Grid Array (FBGA) 8 x 15 mm package



Dwg rev AF; 10/99

PACKAGE	xFBE 040			
JEDEC	N/A			
	8.00mmx15.00mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
A	—	—	1.20	OVERALL THICKNESS
A1	0.20	—	—	BALL HEIGHT
A2	0.84	—	0.94	BODY THICKNESS
D	15.00 BSC			BODY SIZE
E	8.00 BSC			BODY SIZE
D1	7.20 BSC			BALL FOOTPRINT
E1	4.00 BSC			BALL FOOTPRINT
MD	10			ROW MATRIX SIZE D DIRECTION
ME	6			ROW MATRIX SIZE E DIRECTION
N	40			TOTAL BALL COUNT
b	0.25	0.30	0.35	BALL DIAMETER
e	0.80 BSC			BALL PITCH
SD/SE	1.20/0.40 BSC			SOLDER BALL PLACEMENT
	A3—K3, A4—K4			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION. N IS THE MAXIMUM NUMBER OF SOLDER BALLS FOR MATRIX SIZE MD x ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM Z.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $e/2$
- "X" IN THE PACKAGE VARIATIONS DENOTES PART IS UNDER QUALIFICATION.
- "+" IN THE PACKAGE DRAWING INDICATE THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- FOR PACKAGE THICKNESS A IS THE CONTROLLING DIMENSION.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKINGS INDENTATION OR OTHER MEANS.

REVISION SUMMARY

Revision A (December 1998)

Initial release.

Revision B (December 1998)

Distinctive Characteristics

Fast read and program performance: Noted that specifications are typical.

Command Set: Moved Erase Suspend/Resume commands from basic to superset commands.

General Description

Modified description of Embedded Erase.

Functional Pin Description

Address Latch Enable: Clarified description relating to address and data registers.

Read Enable: Changed t_{RSTO} to t_{RLS} .

Cell Layout and Address Assignment

Figure 1: Split 512 byte data register into two 256 byte registers. Added representation of one page (528 bytes) to figure.

Ordering Information

Deleted extended temperature range.

Command Definitions

Added Note 8 to table.

Device Operations

First paragraph: Clarified description of command decoder.

Timing diagrams—all SE# waveforms in section: Added waveform, or modified existing waveform to show where this input is don't care.

Erase Suspend and Erase Resume: Noted that both are AMD superset commands.

Figure 9, Program Operations Flow Chart: Noted portion that may be required to exceed guaranteed endurance.

Operating Ranges

Deleted references to extended temperature and regulated voltage range.

DC Characteristics

Added test specifications table and figure.

AC Characteristics

Normal Operation table: Clarified descriptions of t_{CEH} , t_{CR} , and t_{CRY} .

Mode Selection table: Added notes. Modified mode column to show 1st and 2nd rows refer to read mode, and 3rd and 4th rows refer to write mode. Changed the following: SE# for read mode, command input to L/X; RY/BY# for write mode, command input to L/H; SE# and WP# for standby mode to X.

Timing diagrams—all SE# waveforms in section: Added waveform, or modified existing waveform to show where input is don't care.

Physical Dimensions

Added TSOP II package drawings.

Revision B+1 (January 1999)

General Description

Added second paragraph.

Ordering Information

Added FBGA designator. In performance range description, changed "sectors" to "blocks."

Device Operations

In fourth paragraph, third sentence, deleted the phrase "during erase."

In the fifth paragraph, changed "Read Data" to "Wait For."

Noted in the paragraph headings for gapless read, erase suspend, and erase resume that commands are superset.

Page Program: In the second paragraph, fourth sentence, clarified that after ten consecutive partial program operations within a given page, the block containing that page is erased.

Operating Ranges

Added V_{CCQ} supply voltage ratings.

DC Characteristics

Test Specifications table: Split the value column into two columns describing test conditions for different voltage ranges.

AC Characteristics

In various figures, added breaks in waveforms where missing, to match other waveforms in the same figure.

Erase Suspend figure: In the I/O7-0 waveform, changed the last data to I/O 5.

Status Read Cycle, Read Data, and Read Data (Interrupted by CE#), and Read Spare Area figures: Changed the beginning of the t_{WB} parameter to match the beginning of the t_{ALH} and t_R parameters.

Revision B+2 (February 1999)**Physical Dimensions**

Added the FBE040 drawing.

Revision B+3 (March 8, 1999)**Ordering Information**

Changed nomenclature for the FBE040 FBGA package to WG.

Revision B+4 (April 21, 1999)**Physical Dimensions**

Corrected the BSC length and width dimensions in the FBE040 drawing for the ball grid array.

Revision B+5 (June 17, 1999)**Global**

Deleted references to K40 ordering part number and commercial temperature range.

Distinctive Characteristics

Endurance is now 10,000 cycles. Added bullets for industrial range and 100% good blocks.

AC Characteristics

Changed t_{WH} to 20 ns. Added note for t_{REA} .

Revision C (May 19, 2000)**Global**

Changed the data sheet designation from “advance information” to “preliminary.” Only minor parameter changes, if any, may occur. Changes to speed, package, and temperature range combinations may also appear in future data sheet revisions.

Connection Diagrams

Changed NC to RFU (reserved for future use) on the following: pin 6 on standard TSOP-II, pin 39 on reverse TSOP-II, and ball E1 on FBGA.

Pin Configuration

Added definition of RFU.

Functional Pin Description

Address Latch Enable (ALE): Added ALE signal requirement for address sequence.

Read Data, Gapless Read, Read Spare Area, and Input Data and Page Program figures

Added CE# don't care areas to waveforms. Added notes to figures.

Page Program description

In second paragraph, modified statement on partial page programming.

Program Operations Flow Chart figure

Added address pointed command box below Start box.

AC Characteristics

Normal Operation table: Modified note 2.

Physical Dimensions

Replaced figures with more detailed illustrations.

Revision C+1 (June 23, 2000)**Ordering Information**

Corrected valid combination and package marking for FBGA package.

Revision C+2 (August 14, 2000)**DC Characteristics table**

Added $V_{CC} = V_{CCQ}$ as test conditions for V_{OL} and V_{OH} .

AC Characteristics

Command, Address, and Data Input table: Changed t_{WP} from 25 to 30 ns, and t_{WH} from 20 to 15 ns.

Revision C+3 (October 6, 2000)**Global**

Removed “Preliminary” status from data sheet.

DC Characteristics table

Deleted RESET# as a test condition for I_{SB2} ; the device does not have that input.

Trademarks

Copyright © 2000 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.