

Upgrade Specification for FT6336GU

Upgrade Specification for FT6336GU

Project name	Touch panel
Version	1.0
Release date	Jul 3, 2015
Owner	ZhangXiaoyi
Classification	Confidential
Approval	

This document contains information proprietary to FocalTech Systems, Ltd., and may not be reproduced, disclosed or used in whole or part without the express written permission of FocalTech Systems, Ltd.

Copyright © 2013, FocalTech Systems, Ltd

All rights reserved

3/F, Kingdom Sci-Tech Building, 5th South Gaoxin Avenue, Hi-tech Park,
Nanshan District, Shenzhen, Guangdong, China

ZIP: 518057

T +86 755 26588222

F +86 755 26712499

E support@focaltech-systems.com

www.focaltech-systems.com

Revision History

Date	Version	List of changes	Author + Signature
2014-12-10	0.1	Initial draft	Js Liao
2015-07-03	1.0	Chip named FT6336GU	ZhangXiaoyi

Table of Contents

1	Introduction	4
2	Communication.....	4
3	Basic Flow.....	5
4	Application data verification	5
4.1	Flash structure	6
4.1.1	FW verification area	6
4.1.2	FW configuration area.....	6
4.2	App.bin file structure	7
4.3	Application verification flow	9
5	Communication protocol	9
5.1	Communication steps	10
5.1.1	Read ID	10
5.1.2	Erase.....	10
5.1.2.1	Erase application area	10
5.1.2.2	Enable/Disable flash operation status INT	10
5.1.2.3	Read Erase finished status.....	11
5.1.3	Application F/W Data write.....	11
5.1.3.1	Send data package	11
5.1.3.2	Read Write Flash status.....	11
5.1.4	Verification	12
5.1.5	Read	12
5.1.6	Reset.....	12
5.1.7	Read Configuration	13
5.1.8	Read bootloader version.....	13
6	Implementation	14
6.1	Basic Flow.....	14
6.2	Basic Sequence.....	15
6.2.1	Power on Sequence	15
6.2.2	Reset Sequence	15
6.2.3	I2C Sequence.....	16

1 Introduction

This document descripts the upgrade flow of FT6416/FT6426 IC series. The whole program of FT6416/FT6426 is divided into two parts, one is bootloader part and the other is application part. And both parts will be burned into flash when we run the download operation. When FT6416/FT6426 boot up, the bootloader part will run at first, then there will be a timer with 30ms time out started. The upgrade flow will be triggered if the bootloader received specific upgrade command within this timer, otherwise it will switch to application flow part.

2 Communication

The upgrade flow communication based on the standard IIC protocol. And the default IIC slave address is 0x70. The IIC slave address in bootloader and in application should be the same one. To ensure this, bootloader and application will both get the IIC slave address from a specific flash address (0x07B0).

3 Basic Flow




Figure 3-1: The flow chart of active upgrade

4 Application data verification

Application data verification will be run before upgrade flow.

4.1 Flash structure

Below table shows the flash structure of FT6416/FT6426.(48k)

	0	1	2	...	1022	1023		
0K = 0x0	Bootloader							
1k = 0x400	Bootloader			FW configuration area(0x7b0~0x7ff)				
2k = 0x800	Interrupt vector address (0x800~0x8ff)		FW verification area(0x900~0x91f)		Application			
...	Application							
46k=0xb800	Application							
47k=0xbc00	Parameter configuration(0xbc00~0xbff7)				For tp tool (0xbff8~0xbfff: 8bytes)			

Table 4-1: The structure of flash

4.1.1 FW verification area

0x900	0x901	0x902	0x903	0x904	0x905	0x906	0x907
Code length		Negation of code length		App Part1 ECC	Negation of App part1 ECC	App Part2 ECC	Negation of App part2 ECC
0x908	0x909	0x90a	0x90b	0x90c	0x90d	0x90e	0x90f
Panel ID	Negation of Panel Vendor ID	FW Version	Negation of FW Version	Upgarde flag1	Upgarde flag2	Upgarde times	Negation of Upgarde times
0x910	0x911	0x912	0x913	0x914	0x91f
the parameter region length		Negation of the parameter region length		Reserved	Reserved

Address is at Flash struct.

Code length is App F/W length.

App Part1 ECC is ECC of App F/W first 256 bytes.

App Part2 ECC is ECC of App F/W of starting at address 0x120. (Address at Flash structure is 0x920)

4.1.2 FW configuration area

0x7b0	0x7b1	0x7b2	0x7b3	0x7b4	0x7b5	...	0x7cf
IIC	Negation of	iovoltage	Negation of	Panel Vendor ID	Negation of Panel	Reserved	Reserved

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FOCALTECH SYSTEMS, LTD., AND MAY NOT BE REPRODUCED, DISCLOSED OR USED IN WHOLE OR PART WITHOUT WRITTEN PERMISSION OF FOCALTECH SYSTEMS, LTD.

Slave_address	Slave_address		Iovoltage		Vendor ID		
0x7d0	...						0x7ef
Project Code(ASCII)							
0x7f0	...						0x7ff
Customer code(ASCII)							

Project code and Customer code end with ASCII character ‘/’.

4.1.3 Parameter configuration area

0xbc00-0xbc01	0xbc02-0xbc03	0xbc04-0xbc05	0xbc06-0xbc07	0xbc08-0xbc09	0xbc0a	...	0xbc0f
Parameter length	Negation of Parameter length	Parameter data ECC	Negation of Parameter data ECC	Start address of Parameter data	xml version	Rese rved	Reserve d
0xbc10	...						0xbc1f
Parameter data or 0xff							
.....							
0xbfff0	...						0xbfff
Parameter data or 0xff					(0xbfff8~0xbfff: 8bytes)		

4.2 App.bin file structure

“app.bin” and “app.i” is the same thing with different file format. The “app.bin” is Binary data and “app.i” is Hex data.

```

00000000h: 02 00 76 02 49 5B 02 17 F9 22 22 02 00 3E 7E 04 ; ..v.I[..?".~".
00000010h: 00 03 0B 28 10 8D 10 1B 28 10 22 02 48 72 3E 34 ; ...(.?.(.".Hr>4
00000020h: 3E 34 3E 34 3E 34 22 22 02 3E 4E 02 47 F5 7D 23 ; >4>4>">N.G麟#
00000030h: BE 24 00 00 48 03 7D 32 22 6D 33 9D 32 22 32 C3 ; ?..H.)2"m3?"2?
00000040h: 22 FF FF 02 48 35 7D 13 80 07 1B 24 7A 19 B0 OB ; " .HS).€. $z.?
00000050h: 14 4D 22 78 F5 22 10 10 10 1C 19 14 10 0E OC OB ; "M"×?.....
00000060h: 0A 09 08 07 06 7F 71 7E 08 00 02 12 01 BF 7F 71 ; .....lq~.....?e
00000070h: 22 FF FF 02 59 32 75 84 01 7E 44 0F FF E4 7A 49 ; " .Y2u?~D. 銀I
00000080h: B0 1B 44 78 F9 7E F8 OB B1 C2 0F 75 4D 00 75 4E ; ?Dx鷗?兩.uM.uB
00000090h: 00 75 4F 00 75 1F 41 C2 OB D2 OC 75 50 00 75 51 ; .uO.u.A?2uP.uC
000000A0h: 00 75 13 00 D2 OD C2 OE 75 52 00 75 53 00 C2 11 ; .u..?2uR.uS.?
000000B0h: C2 12 75 54 00 7E 04 00 FF 7E 14 03 96 OB OA 40 ; ?uT.~. ~..?.
000000C0h: 5D 44 68 1A 69 20 00 02 OB OB 44 80 OA 7E OB ; 1Dh.i .....De.~.
000000D0h: B0 7A 29 B0 OB 24 OB 0C 1B 44 78 F2 80 DF 02 3D ; (丽)?...Dx疋?=
000000E0h: CF 7D 14 1A 02 1A 00 7F 17 9F 10 7D 1D 1A 02 1A ; 端....J.?)...?
000000F0h: 00 02 01 52 7E A1 27 74 04 A4 22 02 67 77 FF FF F0 ; ..R=2t.?.gw

```

```

1 0x2, 0x0, 0x76,0x2, 0x49,0x5b,0x2, 0x17,0xf9,0x22,0x2, 0x0, 0x3e,0x7e,0x4,
2 0x0, 0x3, 0xb, 0x28,0x10,0x8d,0x10,0x1b,0x28,0x10,0x22,0x2, 0x48,0x72,0x3e,0x34,
3 0x3e,0x34,0x3e,0x34,0x3e,0x34,0x22,0x22,0x2, 0x3e,0x4e,0x2, 0x47,0xf5,0x7d,0x23,
4 0xbe,0x24,0x0, 0x0, 0x48,0x3, 0x7d,0x32,0x22,0x6d,0x33,0x9d,0x32,0x22,0x32,0xc3,
5 0x22,0xffff,0x7d,0x2, 0x48,0x35,0x7d,0x13,0x80,0x7, 0x1b,0x24,0x7a,0x19,0xb0,0xb,
6 0x14,0xd,0x22,0x78,0xf5,0x22,0x10,0x10,0x1c,0x19,0x14,0x10,0xe, 0xc, 0xb,
7 0xa, 0x9, 0x8, 0x7, 0x6, 0x7f,0x71,0x7e,0x8, 0x0, 0x2, 0x12,0x1, 0xbff,0xf7,0x71,
8 0x22,0xffff,0x7d,0x2, 0x59,0x32,0x75,0x84,0x1, 0x7e,0x44,0xf, 0xffff,0xe4,0x7a,0x49,
9 0xb0,0x1b,0x44,0x78,0xf9,0x7e,0xf8,0xb, 0xb1,0xc2,0xf, 0x75,0x4d,0x0, 0x75,0x4e,
10 0x0, 0x75,0x4f,0x0, 0x75,0x1f,0x41,0xc2,0xb, 0xd2,0xc, 0x75,0x50,0x0, 0x75,0x51,
11 0x0, 0x75,0x13,0x0, 0xd2,0xd, 0xc2,0xe, 0x75,0x52,0x0, 0x75,0x53,0x0, 0xc2,0x11,
12 0xc2,0x12,0x75,0x54,0x0, 0x7e,0x4, 0x0, 0xffff,0x7e,0x14,0x03, 0x96,0xb, 0xa, 0x40,
13 0x5d,0x44,0x68,0x1a,0x69,0x20,0x0, 0x2, 0xb, 0xe, 0xb, 0x44,0x80,0xa, 0x7e,0xb,
14 0xb0,0x7a,0x29,0xb0,0xb, 0x24,0xb, 0xc, 0x1b,0x44,0x78,0xf2,0x80,0xdf,0x2, 0x3d,
15 0xfc,0x7d,0x14,0x1a,0x2, 0x1a,0x0, 0x7f,0x17,0x9f,0x10,0x7d,0x1d,0x1a,0x2, 0x1a,
16 0x0, 0x2, 0x1, 0x52,0x7e,0xa1,0x27,0x74,0x4, 0xa4,0x22,0x2, 0x67,0x77,0xff,0xff,
```

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO FOCALTECH SYSTEMS, LTD., AND MAY NOT BE REPRODUCED, DISCLOSED OR USED IN WHOLE OR PART WITHOUT WRITTEN PERMISSION OF FOCALTECH SYSTEMS, LTD.

Example for app.bin and app.i

Below table shows the structure of “app.bin” file.

	0	1	2	...	1022	1023			
0k = 0x0	Interrupt vector address (0x000~0xff)		FW verification area(0x100~0x11f)			Application			
1k=0x400	Application								
.....	Application								
	Application or 0xff								
45k=0xb400	Application or 0xff (address: ~ 0xb7f7)				FW configuration area (address: 0xb7f8~0xb847)				
46k=0xb800 ~0xb847	FW configuration area (address: 0xb7f8~0xb847, 80bytes)								

The data from 0x100 to 0x11f at app.bin is totally the same with the data from 0x900 to 0x91f at flash.

0x100	0x101	0x102	0x103	0x104	0x105	0x106	0x107
Code length		Negation of code length		App Part1 ECC	Negation of App part1 ECC	App Part2 ECC	Negation of App part2 ECC
0x108	0x109	0x10a	0x10b	0x10c	0x10d	0x10e	0x10f
Panel ID	Negation of Panel Vendor ID	FW Version	Negation of FW Version	Upgarde flag1	Upgarde flag2	Upgarde times	Negation of Upgarde times
0x110	0x111	0x112	0x113	0x114	0x11f
the parameter region length		Negation of the parameter region length		Reserved	Reserved

The data from “APP_CODE_LEN+0x00” to “APP_CODE_LEN+0x4f” at app.bin is totally the same with the data from 0x7b0 to 0x7ff at flash.

APP_CODE_LEN = ((data@0x100) << 8) + (data@0x101).

APP_CODE_LEN+0x00	APP_CODE_LEN+0x01	APP_CODE_LEN+0x02	APP_CODE_LEN+0x03	APP_CODE_LEN+0x04	APP_CODE_LEN+0x05	...	APP_CODE_LEN+0x1f
IIC Slave_address	Negation of Slave_address	iovoltage	Negation of iovoltage	Panel Vendor ID	Negation of Panel Vendor ID	Reserved	Reserved
APP_CODE_LEN+0x20	...						APP_CODE_LEN+0x3f
Project Code(ASCII)							
APP_CODE_LEN+0x40	...						APP_CODE_LEN+0x4f
Customer code(ASCII)							

4.3 Application verification flow




Figure 4-2: The flow chart of application verification

5 Communication protocol

Definition:

Slv_addr ----- IIC slave address

R ----- Stand for value 1, IIC read

W ----- Stand for value 0, IIC write

5.1 Communication steps

5.1.1 Read ID

Read ID is a must be step before upgrade, upgrade can't start if the ID is not correct, the ID of FT6416/FT6426 is “0x79, 0x18”

Step 1: Send the command bytes

Start	Slv_addr + W	0x90	0x00	0x00	0x00	Stop
-------	--------------	------	------	------	------	------

Step 2: Read ID

Start	Slv_addr + R	0x79	0x1c	Stop
-------	--------------	-------------	-------------	------

5.1.2 Erase

5.1.2.1 Erase application area

Start	Slv_addr + W	0x61	Stop
-------	--------------	------	------

It takes ****ms [****ms (erase time for 60 blocks) + ****ms (safe delay after last erase finished)] to erase application area (46K Bytes). addr:0x0800->0xbfff.

5.1.2.2 Erase parameter configuration area

Start	Slv_addr + W	0x62	Stop
-------	--------------	------	------

It erase config only addr: 0x b400->0xb7ff.

5.1.2.3 Erase application area A

Start	Slv_addr + W	0x63	Stop
-------	--------------	------	------

It erase app only addr:0x0800->0xbbff.

5.1.2.4 Enable/Disable flash operation status INT

Start	Slv_addr + W	0x6b	0x00	0x00	0x00	EnINT	Stop
-------	--------------	------	------	------	------	-------	------

EnINT: 0x01->Enabled INT signal for flash operation status query;

0x00->Disabled INT signal for flash operation status query;

5.1.2.5 Read Erase finished status

Step1:

If flash operation status INT had been enabled, wait for the INT signal or timeout.

Step2:

Start	Slv_addr + W	0x6a	0x00	0x00	0x00	Stop
-------	--------------	------	------	------	------	------

Step3:

Start	Slv_addr + R	Flash_Operation_Status _High_Bytess	Flash_Operation_Status _Low_Bytess	Stop
-------	--------------	--	---------------------------------------	------

Flash_Operation_Status: 0xB002 means flash erase is finished. Other value means not yet finished and need to wait then query again.

5.1.3 Application F/W Data write

5.1.3.1 Send data package

Start	Slv_addr + W	0xBF	Add_H	Add_M	Add_L	Len_H	Len_L	Data1	...	Data	Stop
-------	-----------------	------	-------	-------	-------	-------	-------	-------	-----	------	------

Parameter	Description	Default
Add_H	The high byte of start address	1 Byte
Add_M	The middle byte of start address	1Byte
Add_L	The low byte of start address	1Byte
Len_H	The high byte of sending data length	1Byte
Len_L	The low byte of sending data length	1Byte

Table 5-1 Abbreviation

The length of sending data can NOT exceed 255 Bytes.

Host could divided whole application data into many data packages based on the total size of application.

5.1.3.2 Read Write Flash status

Step1:

If flash operation status INT had been enabled, wait for the INT signal or timeout.

Step2:

Start	Slv_addr + W	0x6a	0x00	0x00	0x00	Stop
-------	--------------	------	------	------	------	------

Step3:

Start	Slv_addr + R	Flash_Operation_Status _High_Bytess	Flash_Operation_Status _Low_Bytess	Stop
-------	--------------	--	---------------------------------------	------

Flash_Operation_Status: (0xB002 + i) means flash write for the No. i package(128 bytes) is finished.
(1 ≤ i ≤ 0xFFD)

5.1.4 Verification

Step 1:

Start	Slv_addr + W	0xcc	Stop
-------	--------------	------	------

Step 2:

Start	Slv_addr + R	Ecc	Stop
-------	--------------	-----	------

Ecc is the block check character of all the valid F/W bytes.

Host will also calculate ECC data by itself when sending data. It should compare the ECC data read from FT6416/FT6426 and the one which calculated by itself. If they are the same, it means that upgraded succeed, otherwise upgrade is failed and need to retry from chapter 5.1.2.

5.1.5 Read

Host could read data from FT6416/FT6426

Step 1:

Start	Slv_addr + W	0x03	ADD_H	ADD_M	ADD_L	Stop
-------	--------------	------	-------	-------	-------	------

Step 2:

Start	Slv_addr + R	Data1	Data2	DataN	Stop
-------	--------------	-------	-------	-------	-------	------

Parameter	Description	Default
Add_H	The high byte of start address	1 Byte
Add_M	The middle byte of start address	1Byte
Add_L	The low byte of start address	1 Byte
Data	Application data	

Table 5-2 Abbreviation

5.1.6 Reset

Send this command could make FT6416/FT6426 trigger software reset.

Start	Slv_addr + W	0x07	Stop
-------	--------------	------	------

5.1.7 Read Configuration

Step 1:

Start	Slv_addr + W	0x4A	0x00	0x00	Offset	Stop
-------	--------------	------	------	------	--------	------

Step 2:

Start	Slv_addr + R	Data1	Data2	Data3	...	DataN	Stop
-------	--------------	-------	-------	-------	-----	-------	------

Offset: Configuration Data Address offset (Max 0x4f).

Data: Configuration Data($(N + \text{offset}) \leq 0x50$).

5.1.8 Read bootloader version

Step 1:

Start	Slv_addr + W	0xcd	Stop
-------	--------------	------	------

Step 2:

Start	Slv_addr + R	Bootloader Version	Stop
-------	--------------	--------------------	------

6 Implementation

6.1 Basic Flow





Figure 6-1: The flow chart of upgrade

- 注: 1、In “Erase application area” step, if Host have not received INT after 20s, Host Automate for the next step.
2、In “Send data package” step, if Host have not received INT after 80ms, Host Automate for the next step.


6.2 Basic Sequence

There are two methods to trigger upgrade, one is power on and the other is reset.

6.2.1 Power on Sequence



6.2.2 Reset Sequence



6.2.3 I2C Sequence

