


M

Diagrama de Bloques






Puerto Serie (USART)

- Full Duplex Operation
 - Registros de Transmisión y Recepción Independientes
- Asynchronous or Synchronous Operation Sincrono (una line de datos y otra de reloj) Asincrono (solo una línea de Datos TX o RX)
- Supports Serial Frames with: 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection and Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on:
 - **TX Complete**
 - **TX Data Register Empty**
 - **RX Complete**
- Double Speed Asynchronous Communication Mode

3




Diagrama de Bloques





Trama de un dato serie




- St Start bit, always low.
- (n) Data bits (0 to 8).
- P Parity bit. Can be odd or even.

5



Generación de Señal de Reloj



Signal description:

txclk Transmitter clock (Internal Signal).

rxclk Receiver base clock (Internal Signal).

xcki Input from XCK pin (internal Signal). Used for synchronous slave operation.

xcko Clock output to XCK pin (Internal Signal). Used for synchronous master

operation.

fosc XTAL pin frequency (System Clock).



Calculo para velocidad (Tx / Rx)

	, ,	~
Operating Mode	Equation for Calculating Baud Rate ⁽¹⁾	Equation for Calculating UBRR Value
Asynchronous Normal mode (U2X = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed mode (U2X = 1)	$BAUD = \frac{f_{OSC}}{8(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master mode	$BAUD = \frac{f_{OSC}}{2(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{2BAUD} - 1$

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps)

BAUD Baud rate (in bits per second, bps)

fosc System Oscillator clock frequency

UBRR Contents of the UBRRH and UBRRL Registers, (0-4095)

7



Pre-escalador del Reloj Principal)

Bit	7	6	5	;	4	3	2	1	0	
	CLKPC	E -	-		-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	CLKP
Read/Write	R/W	R	F	l	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	C)	0		See Bit D	escription		
		CLKPS3	CLKPS2	CLKPS1	CLK	oso c	lock Division Fa	actor		
		0	0	0	0		1			
		0	0	0	1		2			
		0	0	1	0		4			
		0	0	1	1		8			
		0	1	0	0		16			
		0	1	0	1		32			
		0	1	1	0		64			
		0	1	1	1		128			
		1	0	0	0		256			
		1	0	0	1		Reserved			
		1	0	1	0		Reserved			
					_					



Ejemplo de Inicialización:


```
void USART_Init( unsigned int baud )
{
    /* Set baud rate */
    UBRRHn = (unsigned char)(baud>>8);
    UBRRLn = (unsigned char)baud;
    /* Enable receiver and transmitter */
    UCSRnB = (1<<RXENn) | (1<<TXENn);
    /* Set frame format: 8data, 2stop bit */
    UCSRnC = (1<<USBSn) | (3<<UCSZn0);
}</pre>
```

9



Registros:

USART I/O Data Register - UDRn





Registros:

USART Control and Status Register A – UCSRA

Bit	7	6	5	4	3	2	1	0	_
	RXC	TXC	UDRE	FE	DOR	UPE	U2X	MPCM	UCSRA
Read/Write	R	R/W	R	R	R	R	R/W	RW	
Initial Value	0	0	1	0	0	0	0	0	

Bit 7 – RXC: USART Receive Complete Bit 6 – TXC: USART Transmit Complete Bit 5 – UDRE: USART Data Register Empty

Bit 4 – FE: Frame Error Bit 3 – DOR: Data OverRun Bit 2 – UPE: USART Parity Error

Bit 1 – U2X: Double the USART Transmission Speed Bit 0 – MPCM: Multi-processor Communication Mode

11



Registros:

USART Control and Status Register B - UCSRnB

Bit	7	6	5	4	3	2	1	0	_
	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	UCSRB
Read/Write	R/W	R/W	R/W	R/W	RW	R/W	R	RW	•
Initial Value	0	0	0	0	0	0	0	0	

Bit 7 – RXCIE: RX Complete Interrupt Enable Bit 6 – TXCIE: TX Complete Interrupt Enable

Bit 5 - UDRIE: USART Data Register Empty Interrupt Enable

Bit 4 – RXEN: Receiver Enable Bit 3 – TXEN: Transmitter Enable Bit 2 – UCSZ2: Character Size Bit 1 – RXB8: Receive Data Bit 8 Bit 0 – TXB8: Transmit Data Bit 8



Registros:

USART Control and Status Register C - UCSRnC

Bit	7	6	5	4	3	2	1	0	
	-	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	UCSRC
Read/Write	R	R/W	R/W	R/W	R/W	R/W	RW	R/W	•
Initial Value	0	0	0	0	0	1	1	0	

Bit 6 - UMSEL: USART Mode Select

UMSEL	Mode
0	Asynchronous Operation
1	Synchronous Operation

Bit 5:4 - UPM1:0: Parity Mode

UPM1	UPM0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

13



Registros:

Bit 3 - USBS: Stop Bit Select

USBS	Stop Bit(s)
0	1-bit
1	2-bit

Bit 2:1 - UCSZ1:0: Character Size

UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

Bit 0 - UCPOL: Clock Polarity

UCPOL	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)
0	Rising XCK Edge	Falling XCK Edge
1	Falling XCK Edge	Rising XCK Edge



Registros:

USART Baud Rate Registers – UBRRL and UBRRH

Bit	15	14	13	12	. 11	10	9	8	
	-	-	-	-		UBRE	R[11:8]		UBRRH
				UBR	R[7:0]				UBRRL
	7	6	5	4	3	2	1	0	•
Read/Write	R	R	R	R	R/W	R/W	RW	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

Bit 15:12 – Reserved Bits Bit 11:0 – UBRR11:0: USART Baud Rate Register

15



Velocidades según f_{osc}

		f _{osc} = 1.0	000 MHz		f _{osc} = 1.8432 MHz				f _{osc} = 2.0000 MHz			
Baud Rate	U2X = 0		U2X	U2X = 1		U2X = 0		U2X = 1		(=0	U2X = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%
14.4k	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%
19.2k	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%
28.8k	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%
38.4k	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%
57.6k	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%
76.8k	-	-	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%
115.2k	-	-	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%
230.4k	-	_	_	_	-	-	0	0.0%	-	-	-	-
250k	_	_	_	_	_	-	_	_	_	-	0	0.0%
Max. (1)	62.5	kbps	125	kbps	115.2	kbps	230.4	kbps	125	kbps	250	kbps

1. UBRR = 0, Error = 0.0%



Transmisión:

```
void USART_Transmit( unsigned char data )
{
    /* Wait for empty transmit buffer */
    while ( !( UCSRnA & (1<<UDREn)) )
        ;
    /* Put data into buffer, sends the data */
    UDRn = data;
}</pre>
```

17



Recepción:

```
unsigned char USART_Receive( void )
{
   /* Wait for data to be received */
   while ( !(UCSRnA & (1<<RXCn)) )
        ;
   /* Get and return received data from buffer */
   return UDRn;
}</pre>
```