ALAMIC UNIVERSITY OF TECHNOLOGY (IUT)

ORGANISATION OF ISLAMIC COOPERATION (OIC)

pepartment of Computer Science and Engineering (CSE)

MESTER FINAL EXAMINATION

semester

SUMMER SEMESTER, 2021-2022

E DURATION: 3 HOURS

FULL MARKS: 150

CSE 4205: Digital Logic Design

Programmable calculators are not allowed. Do not write anything on the question paper. Answer all 6 (six) questions. Figures in the right margin indicate full marks of questions whereas corresponding CO and PO are written within parentheses.

Necessary intermediate steps, examples, and figures must be provided if required.

- a) i. Design a combinational circuit which will either subtract X from Y or Y from X, 10 depending on the value of A. Here, Both X and Y are 4-bit in length. If A = 1, the (CO1) (PO1) output should be X - Y, and if A = 0, the output should be Y - X. Use the block diagrams of 4-bit adder ICs (IC 74283) and 2-to-1 multiplexer to design this circuit. ii. Implement the same circuit as described in Question 1.a)i. with the required 10 number of tri-state buffers. (CO1)
 - (PO1) The Code Converter is used to convert one type of binary code to another. Implement 5 a BCD to 2421 Code Converter using an appropriate decoder with active low outputs (CO2) (PO1) and minimum number of gates.
 - A full subtractor is a combinational circuit that performs subtraction of two bits: one is 7 + 8minuend and other is subtrahend, considering borrow of the previous adjacent lower (CO1) (PO1) minuend bit. Implement a full subtractor using the following LSIs:
 - i. 8-to-1 MUX
 - ii. 4-to-1 MUX
 - A characteristic equation gives the next state in terms of the current state and input. 2.5×4 Derive the characteristic equations for the following flip-flops in product-of-sums form. (CO5) (PO1)
 - i. S-R flip-flop
 - ii. D flip-flop
 - iii. J-K flip-flop
 - iv. T flip-flop

How can a universal shift register be developed from a bidirectional shift register? Draw 10 a figure of a 4 bits universal shift register where register operation can be categorized (CO3) (PO1) as shown in Table 1.

Table 1: Choices for Register's operation for question 3.a)

Operation Order	Register Operation
1	Parallel Loading
2	Shift Left
3	Shift Right
4	No Change
5	Complement

b) i. Implement the following equations using the PLA shown in Figure 1:

$$X = AB'D + A'C' + BC + C'D'$$

$$Y = A'C' + AC + C'D'$$

$$Z = CD + A'C' + AB'D$$

Redraw this PLD notation (from Figure 1) showing the proper connections that will be made to implement these equations and develop its corresponding program table. The horizontal lines in Figure 1 represent the required number of AND arrays.




Figure 1: PLD notation for PLA for Question 3.b)

ii. Implement the equations mentioned above with an appropriate ROM using PLD notation and program table.

(CO4) (PO2)

7

4. a) Sequential circuits are digital circuits that store and use the previous state information to determine their next state. The state diagram of a sequential circuit is shown in Figure 2.

10+5 (CO4)

(001)






Figure 2: State diagram of a sequential circuit for Question 4.a)

- i. Draw the reduced state diagram of Figure 2 showing the intermediate steps.
- ii. Starting from state a and the input sequence 01110010011, determine the output sequence for the state diagram in Figure 2 and its reduced state diagram. Show that the same output sequence is obtained for both.




Figure 3: A sequential logic circuit for Question 4.b)

- Design a counter with JK flip-flops that goes through the following binary repeated sequence: 0, 1, 3, 7, 6, 4. Show that when binary states 010 and 101 are considered as don't care conditions, the counter may not operate properly. Find a way to correct the design

 What are D/A converters and A/D converters and what are their uses? Explain how sampling, quantization and resolution are important to design them.

 (CO5)

 (PO1)
 - 6. Design a sequential circuit as shown in Figure 4 which investigates an input sequence X and will produce an output, Z = 1 for any input sequence ending in 0010 or 100. (CO2)

 (PO2)




Figure 4: A sequential circuit to be designed.

Sample Input and Output:

X = 1100100101010101Z = 000101110100101

- Your circuit should have a start state and should be provided with a method for manually resetting the flip-flops to the start state. A minimum solution requires six states.
 - Design your circuit using universal gates, and D flip-flops. Any solution which is minimal for your state assignment and uses 10 or fewer gates and inverters is acceptable. You should assign 000 to the start state.
- ii. Starting in the proper initial state, determine the output sequence for each of the following input sequences:

 - (2) X2 = 110011001010101010101010