

JK MASTER/SLAVE FLIP-FLOP (With AND Inputs)

DESCRIPTION — The '72 is a high speed JK master/slave flip-flop with AND gate inputs. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from AND gate inputs to master; 3) disable AND gate inputs; 4) transfer information from master to slave. The logic state of J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.


TRUTH TABLE

ΙN	NPUTS	OUTPUT
	@ t _n	@ tn + 1
J	К	Q
L	L	Qn
L	Н	L
H	L	н
Н	Н	Qn

$$\begin{split} J &= (J_{1A} \bullet J_{1B}) + (J_{2A} \bullet J_{2B}) \\ K &= (K_{1A} \bullet K_{1B}) + (K_{2A} \bullet K_{2B}) \\ t_n &= Bit time before clock pulse. \\ t_{n-1} &= Bit time after clock pulse. \\ H &= HIGH Voltage Level \end{split}$$

L = LOW Voltage Level

CLOCK WAVEFORM



Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D is indeterminate

LOGIC SYMBOL

CONNECTION DIAGRAMS
PINOUT A

0 0

PINOUT B

14 VCC

13 Sp

12 CP

11 K₃

9 K1

8 Q

14 K₃

13 K₂ 12 Q

11 GND

10 Q

9 J₃

8 J2

NC 1

C_D 2

J1 3

J₂ 4

J2 5


ā 6

GND T

Vcc 4

C_D 5

NC 6



V_{CC} = Pin 14 (4) GND = Pin 7 (11) NC = Pin 1 (6)


ORDERING CODE: See Section 9

	OUT $V_{CC} = +5.0 \text{ V} \pm 5\%, V_{CC} = +5.0 \text{ V}$	MILITARY GRADE	PKG	
PKGS			$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} +125^{\circ}\text{C}$	TYPE
Plastic DIP (P)	А	7472PC, 74H72PC		9A
Ceramic DIP (D)	Α	7472DC, 74H72DC	5472DM, 54H72DM	6A
Flatpak (F)	В	7472FC, 74H72FC	5472FM, 54H72FM	31

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW
<u>1</u> — J3, K ₁ — K ₃	Data Inputs	1.0/1.0	1.25/1.25
P	Clock Pulse Input (Active Falling Edge)	2.0/2.0	2.5/2.5
D	Direct Clear Input (Active LOW)	2.0/2.0	2.5/2.5
D	Direct Set Input (Active LOW)	2.0/2.0	2.5/2.5
a, ā	Outputs	20/10	12.5/12.5

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	RAMETER 54/74 54/74H	74H	UNITS	CONDITIONS		
01002		Min	Max	Min	Max		
lcc	Power Supply Current		20		25	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

	PARAMETER	54/74	54/74H	UNITS	CONDITIONS
SYMBOL			C _L = 25 pF R _L = 280 Ω		
		Min Max	Min Max		
f _{max}	Maximum Clock Frequency	15	25	MHz	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay CP to Q or Q	25 40	21 27	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay S _D or C to Q or Q	25 40	13 24	ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	54/74	54/74H	UNITS	CONDITIONS
		Min Max	Min Max		
t _s (H) t _s (L)	Setup Time J _n or K _n to CP	0	0	ns	Fig. 3-18
t _h (H) t _h (L)	Hold Time J _n or K _n to CP	0	О	ns	Fig. 3-18
tw (H) tw (L)	CP Pulse Width	20 47	12 28	ns	Fig. 3-9
t _w (L)	SD or CD Pulse Width LOW	25	16	ns	Fig. 3-10