

## DM5490/DM7490A, DM7493A Decade and Binary Counters

### **General Description**

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 90A and divideby-eight for the 93A.

All of these counters have a gated zero reset and the 90A also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade or four-bit binary), the B input is connected to the  ${\sf Q}_{\sf A}$  output. The input count pulses are applied to input A and the outputs are as


described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the 90A counters by connecting the  $Q_{\rm D}$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $Q_{\rm A}.$ 

#### **Features**

- Typical power dissipation
  - \_\_90A 145 mW
- 93A 130 mW
- Count frequency 42 MHz

#### **Connection Diagrams**

#### **Dual-In-Line Package**



Order Number DM7493AN See NS Package Number N14A TL/F/6533-2

## Function Tables (Note D)

93A Count Sequence (See Note C)

| (000 11010 0) |         |         |         |         |  |  |  |  |
|---------------|---------|---------|---------|---------|--|--|--|--|
| Count         | Outputs |         |         |         |  |  |  |  |
| Count         | $Q_D$   | $Q_{C}$ | $Q_{B}$ | $Q_{A}$ |  |  |  |  |
| 0             | L       | L       | L       | L       |  |  |  |  |
| 1             | L<br>L  | L       | L       | Н       |  |  |  |  |
| 2             |         | L       | Н       | L       |  |  |  |  |
| 2 3           | L<br>L  | L       | Н       | Н       |  |  |  |  |
| 4             | L       | Н       | L       | L       |  |  |  |  |
| 5             | L       | Н       | L       | Н       |  |  |  |  |
| 6             | L       | Н       | Н       | L       |  |  |  |  |
| 7             | L       | Н       | Н       | Н       |  |  |  |  |
| 8             | Н       | L       | L       | L       |  |  |  |  |
| 9             | Н       | L       | L       | Н       |  |  |  |  |
| 10            | Н       | L       | Н       | L       |  |  |  |  |
| 11            | Н       | L       | Н       | Н       |  |  |  |  |
| 12            | Н       | Н       | L       | L       |  |  |  |  |
| 13            | Н       | Н       | L       | Н       |  |  |  |  |
| 14            | Н       | Н       | Н       | L       |  |  |  |  |
| 15            | Н       | Н       | Н       | Н       |  |  |  |  |

93A Reset/Count Function Table

| Reset Inputs |       | Outputs |         |       |         |  |
|--------------|-------|---------|---------|-------|---------|--|
| R0(1)        | R0(2) | $Q_D$   | $Q_{C}$ | $Q_B$ | $Q_{A}$ |  |
| Н            | Н     | L       | L       | L     | L       |  |
| L            | Χ     | COUNT   |         |       |         |  |
| X            | L     | COUNT   |         |       |         |  |


Note A: Output Q<sub>A</sub> is connected to input B for BCD count.

Note B: Output  $\mathsf{Q}_\mathsf{D}$  is connected to input A for bi-quinary count.

Note C: Output  $Q_A$  is connected to input B.

Note D: H = High Level, L = Low Level, X = Don't Care.

# **Logic Diagrams**



TL/F/6533-4

The J and K inputs shown without connection are for reference only and are functionally at a high level.