SN7489 64-BIT RANDOM-ACCESS READ/WRITE MEMORY

D1416, DECEMBER 1972-REVISED FEBRUARY 1984

- For Application as a "Scratch Pad" Memory with Nondestructive Read-Out
- Fully Decoded Memory Organized as 16 Words of Four Bits Each
- Fast Access Time . . . 33 ns Typical
- Diode-Clamped, Buffered Inputs
- Open-Collector Outputs Provide Wire-AND Capability
- Typical Power Dissipation . . . 375 mW
- Compatible with Most TTL Circuits

description

This 64-bit active-element memory is a monolithic, high-speed, transistor-transistor logic (TTL) array of 64 flip-flop memory cells organized in a matrix to provide 16 words of four bits each. Each of the 16 words is addressed in straight binary with full on-chip decoding.


The buffered memory inputs consist of four address lines, four data inputs, a write enable, and a memory enable for controlling the entry and access of data. The memory has open-collector outputs which may be wired-AND connected to permit expansion up to 4704 words of N-bit length without additional output buffering. Access time is typically 33 nanoseconds; power dissipation is typically 375 milliwatts.

FUNCTION TABLE

K	ΝĒ	WE	OPERATION	CONDITION OF OUTPUTS
	L	L	Write	Complement of Data Inputs
	L	н	Read	Complement of Selected Word
İ	н	L	Inhibit Storage	Complement of Data Inputs
ì	н	н	Do Nothing	High

SN7489 J OR N PACKAGE (TOP VIEW) A0 ∏1 U16 VCC ME II 2 15 A A A 14 A2 WE []3 D1 ∏4 13 A3 ŭ1 ∏5 12 D4 D2 | 16 11 T Q4 10 D3 Q2 ∏7 eĎ Πe GND ∏8

logic symbol



write operation


Information present at the data inputs is written into the memory by addressing the desired word and holding both the memory enable and write enable low. Since the internal output of the data input gate is common to the input of the sense amplifier, the sense output will assume the opposite state of the information at the data inputs when the write enable is low.

read operation


The complement of the information which has been written into the memory is nondestructively read out at the four sense outputs. This is accomplished by holding the memory enable low, the write enable high, and selecting the desired address.



logic diagram



WRITE CYCLE FROM WRITE ENABLE



NOTES: A. The input pulse generators have the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, PRR = 1 MHz, $z_{out} \approx 50 \ \Omega$. B. C_L includes probe and jig capacitance.

VOL

FIGURE 1-SWITCHING CHARACTERISTICS

Write enable is high.

READ CYCLE