

# **Proiect CID**




| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | A      |
|---|--------|
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | A      |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | X      |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | 0      |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | 1      |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |        |
| 100   100 | o<br>K |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | \<br>\ |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | 1      |
| Rentru Ld  QCQ5QA Ld  QQQ X  QQQ QQ Q   | )      |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   |        |
| 010<br>100<br>101<br>101<br>101<br>101<br>101<br>101  |        |
| 100 1<br>101 0<br>110 1   |        |
| 110   |        |
| 110   |        |
| 110   |        |
| ***   |        |
|   |        |
|   |        |
|   |        |
|   |        |
|   |        |
|   |        |
|   |        |


2



3

#### > Simulare





## > Sursă counter


```
× mux2.vhd × simulare_Carina_POPA.vhd × Untitled 1
automat.vhd × counter.vhd
C:/Users/Carina/Desktop/proiect CID Carina Popa/proiect_CID_Carina_POPA/proiect_CID_Carina_POPA.srcs/sources_1/new/c
Q 🕍 ← → 🐰 🖹 🗈 🗡 // 🖩 🙃 ♀
                                                                                             ٠
22
         library IEEE;
         use IEEE.STD LOGIC 1164.ALL;
23
24
         use ieee.std logic arith.all;
25 🖨
         use ieee.std_logic_unsigned.all;
26
27 🖨
         entity counter is
28
            Port ( d : in STD LOGIC VECTOR (3 downto 0);
29
                    clk : in STD LOGIC;
                    pt : in STD_LOGIC;
30
31
                    1dn : in STD LOGIC;
32
                    cln : in STD_LOGIC;
33
                    q : out STD_LOGIC_VECTOR (3 downto 0);
34
                    cy : out STD LOGIC);
35 🖨
         end counter;
36 ¦
37 🖨
         architecture Behavioral of counter is
38
39
         signal qint: std logic vector(3 downto 0);
40
41
         begin
42
                                                                    × Untitled 1
automat.vhd
             × counter.vhd
                           × mux2.vhd × simulare_Carina_POPA.vhd
                                                                                         ? 🗆 🖸
C:/Users/Carina/Desktop/proiect CID Carina Popa/proiect_CID_Carina_POPA/proiect_CID_Carina_POPA.srcs/sources_1/new/c
 Q,
                             ٠
                                                                                             ^
         signal qint: std logic vector(3 downto 0);
39
40
41
         begin
42
43 👨
         process (clk, cln)
44
         begin
             if cln='0' then qint<="0001";
45
46 🖵
             elsif rising_edge(clk) then
                 if Idn='1' then qint<=d;
47
                 elsif pt='1' then qint<=qint+1;
48
49
              else qint<=qint;</pre>
50 🖒
                 end if;
51
             end if;
52 🖨
         end process;
      0
53
      0
         q<=qint;
54
      0
55
         |cy<='1' when (qint="1111" and pt='1') else '0';
      0
56
57 🖨 🔾
         end Behavioral;
58
```

#### ➤ Sursă MUX

```
× Untitled 1
          × counter.vhd
                                       × simulare_Carina_POPA.vhd
automat.vhd
                          × mux2.vhd
                                                                                    ? 0 0
C:/Users/Carina/Desktop/proiect CID Carina Popa/proiect_CID_Carina_POPA/proiect_CID_Carina_POPA.srcs/sources_1/new/r
         Q
                                                                                        ٠
        library IEEE;
22
23
        use IEEE.STD LOGIC 1164.ALL;
24
25 🖨
        entity mux2 is
26
           Port ( i0 : in STD LOGIC;
27
                   i1 : in STD LOGIC;
28
                   a : in STD LOGIC;
29
                   y : out STD LOGIC);
30 🖨
        end mux2;
31
32 ⊖
        architecture Behavioral of mux2 is
33
34
        begin
35
36
        with a select
        y <= i0 when '0',
37
             i1 when '1',
38
39
             i0 when others;
40
41 🖨
        end Behavioral;
42
```

#### Sursă automat

```
× counter.vhd × mux2.vhd × simulare_Carina_POPA.vhd × Untitled 1
C:/Users/Carina/Desktop/proiect CID Carina Popa/proiect_CID_Carina_POPA/proiect_CID_Carina_POPA.srcs/sources_1/new/&
Q 🕍 ← → X 📵 🗈 X // 🞟 🙃 ♀
                                                                                          O
22
         library IEEE;
23 🚍
         use IEEE.STD_LOGIC_1164.ALL;
24
25 🖨
         entity automat is
26
27
            Port ( cln : in STD LOGIC;
                   clk : in STD_LOGIC;
28
                   q : out STD LOGIC VECTOR (3 downto 0));
29 🖨
         end automat;
30
31 🖕
         architecture Behavioral of automat is
32
33 🖨
         component counter is
34
            Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
35
                   clk : in STD LOGIC;
36
                   pt : in STD LOGIC;
37
                   ldn : in STD LOGIC;
38
                   cln : in STD LOGIC;
39
                   q : out STD LOGIC VECTOR (3 downto 0);
40
                   cy : out STD_LOGIC);
41 🖨
         end component counter;
42
```



### > Simulare

```
× counter.vhd
automat.vhd
                           × mux2.vhd × simulare_Carina_POPA.vhd
                                                                  × Untitled 1
                                                                                       ? 🗆 🖸
C:/Users/Carina/Desktop/proiect CID Carina Popa/proiect_CID_Carina_POPA/proiect_CID_Carina_POPA.srcs/sim_1/new/simu ×
                   Q
                                                                                           ^
21
22
         library IEEE;
23
         use IEEE.STD LOGIC 1164.ALL;
24
25 ⊖
         entity simulare_Carina_POPA is
         -- Port ( );
26
27 🖨
         end simulare Carina POPA;
28 :
29 🖨
         architecture Behavioral of simulare_Carina_POPA is
30 :
31 ⊖
         component automat is
32 🖨
            Port ( cln : in STD LOGIC;
33
                   clk : in STD LOGIC;
34
                    q : out STD LOGIC VECTOR (3 downto 0));
35 🖨
         end component automat;
36
37
         signal cln, clk: std logic;
         signal q: std_logic_vector(3 downto 0);
38
39
40
         begin
41
```

```
automat.vhd
           × counter.vhd
                          × mux2.vhd × simulare_Carina_POPA.vhd × Untitled 1
C:/Users/Carina/Desktop/proiect CID Carina Popa/proiect_CID_Carina_POPA/proiect_CID_Carina_POPA.srcs/sim_1/new/simu ×
o
                                                                                          ^
36
37
         signal cln, clk: std_logic;
         signal q: std_logic_vector(3 downto 0);
38
39
40
         begin
41
42 🖨
         uut: automat port map(cln=>cln,
43
                          clk=>clk,
44 🖒
                          q=>q);
45
46
         cln <= '0' after Ons, '0' after 80ns, '1' after 120ns;
47
48 🖨
         process
49
         begin
         clk<='0'; wait for 5ns;
50
51
         clk<='1'; wait for 5ns;
52 🖨
         end process:
53
54 🖨
55 ¦
         end Behavioral;
     0
```