
五、小模块1: Simple adder

Test

CIK. Sa ena



张择 ina, inb, out 的 transaction 因为什么会有 Simpleadder-configuration (Simple adder_transaction_3inputs (\$3) Scoreboard By transaction 1

to transaction 1 15th / transaction 再用predictor()多数计算出中fmodel 结对名讲说是明明

To to 18 transaction 1 to transaction 2. To let reference model 2 to 13th

① 了限 wwm_config_db to wm_resorce_db 好异园

另外双星法

UUM 间前了多月中的和低点+讨话

ALB 327 test in allow grose

有行多目第3分级点+讨论

3 to predictor () Zik M monitor &

②为什么 new 孟牧中可以不写好了

FARA SLore board &

1 Hot agent in 10 TLM port, 直接)身 (monitor for score board for 连


(5)为针加要用 uvm_tlm-analysis-fifo,有信用处?

知何用? (6) 如何为最多 scoreboard中期的我对于中午第一一对应好?


新 避免错位

) state 改为 enum 先達 It interface 1 3/2 Clacking, modport driver 里姆里特的子优化 Monitor 象似 多的初多形化


ふ模块4: dma




- Writing register classes
- Writing register package
- · Instantiation of register classes in register package
- · Writing Adapter class
- Integrating register package and adapter in environment
- · Accessing registers with RAL





Reg Name	Address	Field Description				
INTR	h400	31:16		15:0		
		MASK	MASK STATUS			
CTRL	h404	31:10	9	8:1	0	
		RESVD	IO_MEM	W_COUNT	START_DMA	
IO_ADDR	h408	31:0				
		ADDRESS				
MEM_ADDR	h4oC	31:0				
		ADDRESS				











一. 实践项目)
BIL	/
△ AHB-S	>
A > 1.4	

1 G

SRAMC * DMAC

* Cnn

女继续寻找新项目(温版 or+源) &FIFO(Sync.async)

二、基础知识

△ 精通 System Verilog

△ 精涌 UVM

必熟练操作工具: VCS(QuestaSim), DVE(Verdi), TCL Linux 命令行, bash 脚本, Make file

● 除验证以外的必备知识:数电、Verily LDC. ICC>

(数集,设计为法学, FPGA) (模电,模集,射频)

Vim, Regular Expression, Perl/Python

三. 刷笔试题

0 井客网 ○ 其他资料

❷四、修改简历 ○ 五. 模拟面试

Small

≤ Simpleadder

~ memory

△ det_1011

/ dma without ral

/ dma-with-ral

&router_reg

A 12C, vart, AHB2APB, SPI

(Xmcdf (太杂记,性价比太低)

集训目标

林启会义



△ 正在进行

☆ 即将进行

√ (比较轻松的俗)在状态倦怠时进行

(ズ) 害弃掉

Note: addr. rd-en

Dut will respond with the rdata in the NEXT clock cycle

Reset: each addr → 'hFF

(2) Write --- should, same -- read

2 'boo Pead

2 'boo Pead

3 Pefault value check: Read with no write

(3) Reset in the middle of Write/Read

Write Reset Read

Write Reset Read

(t) & covergroup

1) UVm-declare_p-sequencer

2) wait-for-grount();


3) Send-request (reg);

4) wait-for-item-done();

(5) `uum_do_with Bet_drain_time (this, so)

① driver/monitor 逻辑纸色 ② Scoreboard 中何程果——对定 ③ reference model 纸色 ④自2号n介 case 第一起

小模块3: det-1011



- ①看懂新出波形
- 2) driver 1818
- 3 monitor the
- 9 score board 129t
- Dreference model 4290
- 6 35 29 case (sequence + test)