Contents

Source Code	2
ECE429_Fetch.v: Fetch Module	2
ECE429_CPU.v: Main Pipeline	2
ECE429_CPU_tb.v: Test Bench	8
Testing	10
Register File: Initial	10
Register File: After Simple If	10
Register File: After Simple Add	11
Register File: After Bubble Sort	11
Register File: After fact	12
Register File: After Check Vowel	13

Source Code

ECE429_Fetch.v: Fetch Module

```
module ECE429 Fetch(clk in, pc in, pc out, pc decode out, rw out, stall in,
access_size_out);
input clk in;
input [0:31] pc_in;
input stall in;
output [0:31] pc out;
output [0:31] pc decode out;
output rw out; // 0 to read, 1 to write
output [0:1] access size out; // 11 for word, 10 for half-word, 01/00 byte
reg [0:31] program counter;
assign pc out = program counter;
assign pc decode out = program counter;
assign access size out = 2'b11;
assign rw out = 1'b0;
initial begin
     program_counter = 32'h80020000;
     stallDelay1 = 1;  // TODO : Remove after PD4
                           // TODO : Remove after PD4
     stallDelay2 = 1;
end
always @(posedge clk_in)
                                  // TODO : Remove after PD4
begin
     stallDelay1 <= stall in;</pre>
     stallDelay2 <= stallDelay1;</pre>
end
always @ (posedge clk in)
begin
     //if (!stall in) begin
     if (!stallDelay2) begin
                                        // TODO : Change back after PD4
           //program counter <= program counter + 4;</pre>
                                                      // Changed
for PD4
           program counter <= pc in;</pre>
     end
end
endmodule
ECE429_CPU.v: Main Pipeline
include "ECE429 ControlBits.v";
include "ECE429 RegFile.v";
module ECE429 CPU(clock, stall, parseAddr, maxfetchAddr, parseData,
parseAccessSize);
```

```
input clock;
input[0:31] parseData;
input stall;
input[0:1] parseAccessSize;  // The access size to write to the memory
using
input[0:31] maxfetchAddr;
input[0:31] parseAddr;
wire[0:31] ImemAddr;
wire[0:31] DmemAddr;
wire[0:31] ImemDataIn;
wire[0:31] DmemDataIn;
wire[0:1] ImemAccessSize;
wire[0:1] DmemAccessSize;
wire ImemR W;
                                          // Whether to read or write to
memory
wire DmemR W;
wire fetchR W;
wire[0:31] fetchAddr;
wire[0:31] decAddr;
wire[0:1] fetchAccessSize;
wire[0:31] insn in;
wire[0:4] rsIn;
wire[0:4] rtIn;
wire[0:4] rdIn;
wire[0:31] rsOut;
wire[0:31] rtOut;
wire[0:15] immdOut;
wire[0:31] aluOut;
wire[0:25] jmpAddr;
wire aluBran;
wire[0:31] eJmpAddr;
wire[0:31] eBranAddr;
wire[0:4] shiftamt;
wire[0:31] regIn;
reg[0:31] finalRD;
reg[0:31] inputB;
reg[0:31] inputA;
reg[0:31] tmp insn in;
req fetchStall;
reg[0:31] DX PC;
reg[0:31] DX IR;
reg[0:15] DX Immd;
reg[0:25] DX Jmp;
reg[0:4] DX SHAMT;
reg[0:31] DX Branch;
reg[0:31] DX_Jump;
reg[0:31] DX Final PC;
reg[0:4] DX RD;
reg[0:31] XM PC;
reg[0:31] XM IR;
reg[0:4] XM RD;
reg[0: `CONTROL BITS END] DX Ctrl;
```

```
reg[0:`CONTROL BITS END] XM Ctrl;
reg[0: `CONTROL BITS END] MW Ctrl;
reg[0:31] XM O;
reg[0:31] XM B;
reg[0:31] MW O;
reg[0:31] MW IR;
reg[0:31] MW PC;
reg[0:4] MW RD;
reg[0:31] Ddataout Final;
reg[ 0:2 ] nopCount; // TODO: Remove. Only for sending 4 nops and 1
instr.
reg FD STALL;
                             // TODO: Remove. Only for sending 4 nops and 1
instr.
always @* begin
                     // TODO: Remove. Only for sending 4 nops and 1
instr.
      if (stall == 1) begin
            FD STALL = stall;
      end else begin
            if ( nopCount == 0 ) begin
                 FD STALL = 0;
            end else begin
                 FD STALL = 1;
            end
      end
end
always @(posedge clock) begin // TODO: Remove. Only for sending 4 nops and 1
instr.
      if ( stall == 0 ) begin
            if(nopCount == 4) begin
                 nopCount = 0;
            end else begin
                 nopCount = nopCount + 1;
            end
      end
end
                        // To see output of the memory
wire [0:31] Idataout;
wire [0:31] Ddataout;
wire [0:`CONTROL BITS END] control array;
reg[0:31] SignExtendedImmed;
initial begin
      tmp insn in = 32'h00000000;
      fetchStall = stall;
      DX IR <= 32'h00000000;
      DX PC <= 32'h00000000;
      DX Ctrl <= 18'h00000;
     XM IR <= 32'h00000000;</pre>
     XM PC <= 32'h00000000;</pre>
     XM Ctrl <= 18'h00000;</pre>
                               // TODO: Remove after PD4
      nopCount <= 3'b000;
end
assign ImemR W = (!stall) ? fetchR W : stall;
```

PD 4

```
assign ImemAddr = (!stall) ? fetchAddr : parseAddr;
assign ImemAccessSize = (!stall) ? fetchAccessSize : parseAccessSize;
assign ImemDataIn = parseData;
assign DmemR W = (!stall) ? XM Ctrl[`DMWE OFFSET] : ImemR W;
assign DmemAddr = (!stall) ? XM O : ImemAddr;
assign DmemAccessSize = (!stall) ?
XM Ctrl[`MEMAS BEGIN OFFSET: `MEMAS END OFFSET] : ImemAccessSize;
assign DmemDataIn = (!stall) ? XM B : ImemDataIn;
assign decAddr = fetchAddr;
assign insn in = (fetchStall) ? 32'h00000000 : Idataout;
//wire[0:31] DX DelaySlot PC;
//assign DX DelaySlot PC = DX PC+4;
assign eJmpAddr = { DX PC[0:3], DX Jmp, 2'b00 };
assign eBranAddr = (SignExtendedImmed << 2) + DX PC;</pre>
assign regIn = (MW Ctrl[`RWD OFFSET]) ? Ddataout Final : MW O;
always @* begin
      if (MW Ctrl[`BSX OFFSET]) begin
            Ddataout Final = { {24{Ddataout[24]}}, Ddataout[24:31]};
      end else begin
            Ddataout Final = Ddataout;
      end
end
always @* begin
      if (control array[`RDST OFFSET]) begin
            finalRD = rdIn;
      end else begin
            finalRD = rtIn;
      end
end
always @* begin
      SignExtendedImmed = { {16{DX Immd[0]}}, DX Immd[0:15] };
end
always @*
begin
      if(DX Ctrl[`JALOP OFFSET] == 1) begin
            inputA = DX PC;
      end else begin
            inputA = rsOut;
      end
end
always @*
begin
      if (DX Ctrl[`JALOP OFFSET] == 1) begin
            inputB = 32'h00000008;
      end else begin
            if (DX Ctrl['ALUINB BEGIN OFFSET: ALUINB END OFFSET] == 1) begin
                  inputB = SignExtendedImmed;
```

```
end else if (DX Ctrl[`ALUINB BEGIN OFFSET:`ALUINB END OFFSET] ==
2) begin
                   inputB = \{16'h0000, DX Immd[0:15]\};
            end else begin
                   inputB = rtOut;
            end
      end
end
always @* begin
      if (DX_Ctrl[`BR_OFFSET] == 1 && aluBran == 1) begin
            DX Branch = eBranAddr;
      end else begin
            //DX_Branch = DX_PC;
            DX Branch = fetchAddr + 4;
      end
end
always @* begin
      if (DX Ctrl[`JP OFFSET] == 1) begin
            DX Jump = eJmpAddr;
      end else begin
            DX_Jump = DX_Branch;
      end
end
always @* begin
      if (DX Ctrl[`JROP OFFSET] == 1) begin
            DX Final PC = rsOut;
      end else begin
            DX_Final_PC = DX_Jump;
      end
end
always @(posedge clock) begin
      if (!stall) begin
            $display("rising edge\n");
      end
end
always @(posedge clock) begin
      //fetchStall <= stall;</pre>
      fetchStall <= FD STALL; // TODO: Change back after PD4</pre>
end
always @(posedge clock) begin
      if (!stall) begin
            DX IR <= Idataout;
            DX_PC <= fetchAddr;</pre>
            DX Ctrl <= control array;
            DX Immd <= immdOut;</pre>
            DX Jmp <= jmpAddr;</pre>
            DX SHAMT <= shiftamt;
            DX RD <= finalRD;
            XM IR <= DX IR;
            XM PC <= DX PC;
            XM Ctrl <= DX Ctrl;
```

```
XM O <= aluOut;</pre>
            XM RD <= DX RD;
            XM B <= rtOut;</pre>
            MW_IR <= XM IR;
            MW PC <= XM PC;
            MW Ctrl <= XM Ctrl;
            MW \circ <= XM \circ;
            MW RD <= XM RD;
      end
end
always @(negedge clock) begin
      if (stall == 0) begin
                                          // TODO: Might need to change back
to fetchStall after PD4
            display("read at mem[0x%h] = 0x%h\n", fetchAddr, Idataout);
      // TODO: Might need to change to fetchAddr-4 after PD4
            /*$display("DX IR: 0x%h, DX PC: 0x%h, DX Ctrl: 0x%h,
            DX Final PC: 0x%h, DX SHAMT: 0x%h, XM IR: 0x%h, XM PC: 0x%h,
XM Ctrl: 0x%h,
            XM O: 0x%h, eBranAddr: 0x%h, eJmpAddr: 0x%h, aluop: 0x%h\n",
DX IR,
            DX PC, DX Ctrl, DX Final PC, DX SHAMT, XM IR, XM PC, XM Ctrl,
XM O,
            eBranAddr, eJmpAddr,
DX Ctrl[`ALUOP BEGIN OFFSET: `ALUOP END OFFSET]); */
            //if(fetchAddr >= (maxfetchAddr + 20)) begin
            if((fetchAddr > (`REGFILE SPECIAL RA)) && (fetchAddr <=</pre>
(`REGFILE SPECIAL RA+4))) begin
            //if((fetchAddr < 100)) begin</pre>
                  $finish;
            end
      end
end
ECE429 Fetch f(
      .clk in(clock),
      .pc in(DX Final PC),
      .pc out(fetchAddr),
      .pc_decode out(decAddr),
      .rw out (fetchR W),
                                 // TODO: Change back after PD4
      //.stall in(stall),
      .stall in(FD STALL),
      .access size out(fetchAccessSize)
);
ECE429 Memory m(
 .clock(clock),
  .address(ImemAddr),
  .datain(ImemDataIn),
  .access size(ImemAccessSize),
  .r w(ImemR W),
  .dataout(Idataout)
ECE429 Memory dm(
  .clock(clock),
  .address(DmemAddr),
```

```
.datain(DmemDataIn),
  .access size(DmemAccessSize),
  .r w(DmemR W),
  .dataout(Ddataout)
ECE429 Decode d(
  .insn in(insn in),
  .pc in(decAddr),
  .controlBitVector(control array),
  .op code(),
  .reg RS(rsIn),
  .reg RT(rtIn),
  .reg_RD(rdIn),
  .reg SHAMT(shiftamt),
  .reg FUNCT(),
  .jump ADDR (jmpAddr),
  .immediate value(immdOut)
);
ECE429 ALU alu(
      .inputA(inputA),
      .inputB(inputB),
      .inputSHAMT(DX SHAMT),
      .ALUOP (DX Ctrl[`ALUOP BEGIN OFFSET: `ALUOP END OFFSET]),
      .takeBranch(aluBran),
      .ALUOutput (aluOut)
);
ECE429_RegFile rf(
      .clock(clock),
      .rsIn(rsIn),
      .rsOut(rsOut),
      .rtIn(rtIn),
      .rtOut(rtOut),
      .rdIn(MW RD),
      .rd dataIn(regIn),
      .control(MW Ctrl)
);
Endmodule
ECE429_CPU_tb.v: Test Bench
module ECE429_CPU_tb();
reg clock;
reg parseEnable;
reg[0:31] maxfetchAddr;
wire[0:31] parseAddr;
wire[0:31] parseData;
wire[0:1] parseAccessSize;
wire parseDone;
wire parseError;
wire cpuStall;
```

```
initial begin
      clock = 0;
      maxfetchAddr = 32'h00000000;
      parseEnable = 0;
      #1
      parseEnable = 1;
      #1
      parseEnable = 0;
      @(posedge clock);
end
always begin
      #10 clock = ~clock;
end
assign cpuStall = ~parseDone;
always @(parseAddr) begin
      if(parseAddr > maxfetchAddr) begin
            maxfetchAddr = parseAddr;
      end
end
always @(parseError) begin
  if(parseError == 1) begin
    $finish;
  end
end
ECE429_CPU c(
      .clock(clock),
      .stall(cpuStall),
      .parseAddr(parseAddr),
      .maxfetchAddr(maxfetchAddr),
      .parseData(parseData),
      .parseAccessSize(parseAccessSize)
);
ECE429 SRECParser #("CheckVowel.srec") s(
      .clock(clock),
      .parseEnable(parseEnable),
      .parseAddr (parseAddr),
      .memData(parseData),
      .parseAccessSize(parseAccessSize),
      .parseDone (parseDone),
      .parseError(parseError)
);
endmodule
```

Testing

Register File: Initial

	9-200-		
#	r	0:	0
#	r	1:	1
#	r	2:	2
#	r	3:	3
#	r	4:	4
#	r	5 :	5
#	r	6 :	6
#	r	7:	7
#	r	8:	8
#	r	9:	9
#	r	10:	10
#	r	11:	11
#	r	12:	12
#	r	13:	13
#	r	14:	14
#	r	15:	15
#	r	16:	16
#	r	17:	17
#	r	18:	18
#	r	19:	19
#	r	20:	20
#	r	21:	21
#	r	22:	22
#	r	23:	23
#	r	24:	24
#	r	25:	25
#	r	26:	26
#	r	27:	27
#	r	28:	28
#	r	29:	2148663296
#	r	30:	30
#	r	31:	0

Register File: After Simple If

#	r	0:	0
#	r	1:	1
#	r	2:	7
#	r	3 :	5
#	r	4:	4
#	r	5 :	5
#	r	6 :	6
#	r	7:	7
#	r	8:	8
#	r	9:	9
#	r	10:	10
#	r	11:	11
#	r	12:	12
#	r	13:	13
#	r	14:	14
#	r	15 :	15
#	r	16:	16
#	r	17:	17

```
18:
19:
20:
# r
               18
# r
                 19
                 20
# r
                 21
# r
       21:
       22:
                22
# r
                23
# r
       23:
# r
       24:
                24
# r
       25:
                25
# r
       26:
                26
# r
       27:
                 27
# r
       28:
                 28
# r
       29: 2148663296
# r
       30: 30
        31:
```

Register File: After Simple Add

11	cgistei	I IIC. A	Ittl	Jimpic
#	r	0:		0
#	r	1:		1
#	r	2:		5
#	r	3:		3
#	r	4:		4
#	r	5 :		4 5 6
#	r	6:		
#	r	7:		7
#	r	8:		8
#	r	9:		9
#	r	10:		10
#	r	11:		11
#	r	12:		12
#	r	13:		13
#	r	14:		14
#	r	15:		15
#	r	16:		16
#	r	17:		17
#	r	18:		18
#	r	19:		19
#	r	20:		20
#	r	21:		21
#	r	22:		22
#	r	23:		23
#	r	24:		24
#	r	25:		25
#	r	26:		26
#	r	27:		27
#	r	28:		28
#	r	29:	2148	663296
#	r	30:		30
#	r	31:		0

Register File: After Bubble Sort

#	r	0:	0
#	r	1:	1
#	r	2:	0
#	r	3 :	8
#	r	4:	2148663256
#	r	5:	8

#	r	6:	6
#	r	7:	7
#	r	8:	8
#	r	9:	9
#	r	10:	10
#	r	11:	11
#	r	12:	12
#	r	13:	13
#	r	14:	14
#	r	15:	15
#	r	16:	16
#	r	17:	17
#	r	18:	18
#	r	19:	19
#	r	20:	20
#	r	21:	21
#	r	22:	22
#	r	23:	23
#	r	24:	24
#	r	25:	25
#	r	26:	26
#	r	27:	27
#	r	28:	28
#	r	29:	2148663296
#	r	30:	30
#	r	31:	0

Register File: After fact

#	r	0:	0
#	r	1:	1
#	r	2:	0
#	r	3:	40320
#	r	4:	0
#	r	5 :	5
#	r	6:	6
#	r	7:	7
#	r	8:	8
#	r	9:	9
#	r	10:	10
#	r	11:	11
#	r	12:	12
#	r	13:	13
#	r	14:	14
#	r	15:	15
#	r	16:	16
#	r	17:	17
#	r	18:	18
#	r	19:	19
#	r	20:	20
#	r	21:	21
#	r	22:	22
#	r	23:	23
#	r	24:	24
#	r	25:	25
#	r	26:	26
#	r	27:	27

```
# r 28: 28
# r 29: 2148663296
# r 30: 30
# r 31: 0
```

Register File: After Check Vowel

	_		
#	r	0:	0
#	r	1:	1
#	r	2:	0
#	r	3:	0
#	r	4:	1800826743
#	r	5:	1130915171
#	r	6:	6
#	r	7:	7
#	r	8:	8
#	r	9:	9
#	r	10:	10
#	r	11:	11
#	r	12:	12
#	r	13:	13
#	r	14:	14
#	r	15:	15
#	r	16:	16
#	r	17:	17
#	r	18:	18
#	r	19:	19
#	r	20:	20
#	r	21:	21
#	r	22:	22
#	r	23:	23
#	r	24:	24
#	r	25:	25
#	r	26:	26
#	r	27:	27
#	r	28:	28
#	r	29:	2148663296
#	r	30:	30
#	r	31:	0