|  |  |
| --- | --- |
| **Architetture dei Sistemi di Elaborazione 02GOLOV [M-Z]** | Delivery date:  07/11/2019 |
| **Laboratory**  **3** | Expected delivery of lab\_03.zip must include:   * program\_2\_a.s, program\_2\_b.s and program\_2\_c.s * this file compiled and if possible in pdf format. |

Please, configure the winMIPS64 simulator with the *Base Configuration* provided in the following:

* Code address bus: 12
* Data address bus: 12
* Pipelined FP arithmetic unit (latency): 4 stages
* Pipelined multiplier unit (latency): 8 stages
* divider unit (latency): not pipelined unit, 12 clock cycles
* Forwarding is enabled
* Branch prediction is disabled
* Branch delay slot is disabled
* *Integer ALU: 1 clock cycle*
* *Data memory: 1 clock cycle*
* *Branch delay slot: 1 clock cycle*.

1. Starting from the assembly program you created in the previous lab called **program\_2.s**,:

for (i = 0; i < 30; i++){

v5[i] = (v1[i]\*v2[i]) + v3[i];

v6[i] =(v3[i]\*v4[i])/v5[i]:

}

* + 1. Detect manually the different data, structural and control hazards that provoke a pipeline stall
    2. Optimize the program by re-scheduling the program instructions in order to eliminate as much hazards as possible. Compute manually the number of clock cycles the new program (**program\_2\_a.s**) requires to execute, and compare the obtained results with the ones obtained by the simulator.
    3. Starting from **program\_2\_a.s**, enable the *branch delay slot* and re-schedule again the code in order to positively exploit the branch delay slot, or add NOP operations that avoid the code to lost its functionalities. Compute manually the number of clock cycles the new program (**program\_2\_b.s**) requires to execute, and compare the obtained results with the ones obtained by the simulator.
    4. Unroll 3 times the program (**program\_2\_b.s**), after unrolling the code, reschedule again the code in order to improve the program performance, renaming also the used registers. Compute manually the number of clock cycles the new program (**program\_2\_c.s**) requires to execute, and compare the obtained results with the ones obtained by the simulator.

Complete the following table with the obtained results:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Program**    **Clock cycle computation** | **program\_2.s** | **program\_2\_a.s** | **program\_2\_b.s** | **program\_2\_c.s** |
| **By hand** |  |  |  |  |
| **By simulation** | 996 | 996 | 1297 |  |

Compare the results obtained in the point 1, and provide some explanation in the case the results are different.

Eventual explanation:

|  |  |  |  |
| --- | --- | --- | --- |
|  | Data Hazard | Structural Hazard | Branch Taken Stall |
| Program\_2 | 840 | 60 | 29 |
| Program\_2\_a | 810 | 60 | 29 |
| Program\_2\_b | 0 | 120 | 29 |
| Program\_2\_c |  |  |  |