

## Kirin (FX2 with NS) VER: 1A



## **INDEX**

Page	Description
1	BLOCK DIAGRAM
2	FRONT PAGE
3	ATHLON64 HT I/F
4	ATHLON64 DDRII MEMORY
5	ATHLON64 CTRL & DEBUG
6	ATHLON64 PWR & GND
7	DDRII SODIMMX2
8	DDRII TERMINATION
9	RS485-HT LINK0 I/F
10	RS485-PCIE LINK I/F
11	RS485-LVDS
12	RS485-POWER
13	CLOCK GENERATOR
14	SB600M-PCIE/PCI/LPC
15	SB600M ACPI/USB/AC97
16	SB600M HDD/POWER
17	SB600M STRAPS
18	LCD CONN
19	CRT
20	5C832/PCI
21	CARD READER
22	CARD READER CONN
23	SATA HDD & PATA ODD
24	MINI Card
25	MINI Card
26	MDC CONN
27	PC97551 & FLASH
28	USB
29	EMI & Screw hole
30	SWITCH & TP & LED
31	Azelia CODEC
32	AUDIO CONN
33	LAN(BCM4401)
34	LAN JACK
35	KB & THERMAL & FAN
36	CHARGER (MAX8731)
37	VHCORE (MAX8774)
38	SYSTEM (MAX8734)
39	VCCP & DDR2 (MAX8743)
40	RUN POWER SW
41	DCIN,Batt
42	MINI PCI(for debug)
43	Power On Sequence
44	Power On Diagram
45	SMBUS BLOCK







## PROCESSOR HYPERTRANSPORT INTERFACE

VLDT\_RUN U1A

VLDT\_Ax AND VLDT\_Bx ARE CONNECTED TO THE LDT\_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE: IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




Athlon 64 S1 Processor Socket




LAYOUT: Place bypass cap on topside of board





NEAR HT POWER PINS THAT ARE NOT CONNECTED INTERNALLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS PLACE CLOSE TO VLDTO POWER PINS





5




















PROCESSOR POWER AND GROUND


	QUANTA COMPUTER					
Title	ATHLON64 PWR & GND					
Size	Document Number FX2					Rev 1A
Date:	Thursday, May 04, 2006	Sheet 1	6	of	47	











	QUANTA COMPUTER					
Title	RS485-HT LINK0 I/F					
Size	Document Number FX2					Rev 1A
Date:	Friday, May 05, 2006	Sheet 1	9	of	47	












































**MINI CARD** 












NEW CARD GUIDE POST TOP side.







+1.5V\_CARD Max. 650mA, Average 500mA +3V\_CARD Max. 1300mA, Average 1000mA

AUXIN

AUXOUT 1.5VIN 1.5VIN

1.5VOUT

GND


-0 +3.3V\_RUN


-0 +3V CARD

-0 +1.5V\_RUN

-0 +1.5V\_CARD


-0 +3.3V\_SUS -0 +3V\_CARDAUX








R5538D001/TPS2231RGF


× 16 NC5





























































	QUANTA COMPUTER					
Title	DCIN,Batt					
Size	Document Number FX2					Re
Date:	Friday, May 05, 2006	Sheet	41	of	47	_



## Power On Sequence



T6: NB core voltage to NB\_PWRGD
T7: NB\_PWRGD to SB\_PWRGD
T8D: SB\_PWRGD to CPU\_PWRGD

T8A: ALINK\_RST# to PCIRST#
T9: SB\_PWRGD to PCIRST#
T8C: PCIRST# to LDT\_RST#



