## **UM3/UM6 SYSTEM BLOCK DIAGRAM POWER** AC/BATT **THERMAL** CONNECTOR SMSC1422 PG 53 PG 38 SYSTEM CLOCK RESET CIRCUIT PG 42 SLG8SP585VTR (QFN-32) BATT PG 15 LVDS Panel Connector CHARGER PG 45 PCIEx16 **Arrandale** ATI M92-LP S2 **RUN POWER SW** HDMI DDR3-SODIMM1 PCI EXPRESS GFX HDMI CONN. +3.3V SUS/+5V SUS DDR3 x 4 PG 24 RVS Type PG 13 +5V/+3.3V/+1.8V **Dual Channel DDR3** (512M 64bits) 631 uFCBGA 23mm\*23mm PG 52 VGA 800/1066 1.5V PG 22 CRT CONN. PG 25 PG 16.17.18.19.20.21.22 DDR3-SODIMM2 (rPGA 989) **CPU VR** PG 51 RVS Type PG 14 PG 3.4.5.6 DC/DC +3.3V ALW/+5V ALW/ PG 46 +15V ALW DMI X 4 SATA REGULATOR SATA-ODD PG 35 PCIE 2.0 LOM +1.5V SUS/+0.75V DDR VTT PG 47 RTL8103E PG 41 SATA +1.05V PCH PG 48 PCIE 2.0 SATA-HDD PG 35 MINI-CARD USB2.0 +1.05V VTT PG 49 WLAN PG 32 PCIE 2.0 USB conn x 1 USB2.0 MINI-CARD USB2.0 PG 33 **WWAN** PG 31 **PCH Bluetooth BTB Conn** USB2.0 BT365 PG 32 USB2.0 USB2.0 (HM55) USB conn x 2 USB2.0 Camera PG 24 To LCD Conn USB2.0 USB2.0 CARD READER IHDA RTS5159 PG 7.8.9.10.11.12 IO Board PG 26 **AUDIO/AMP** ALC269Q-GR PG 39 SPI VER:C3B LPC **PWA**: DB CONN **FLASH** 4Mbytes PWB: A- MIC Audio Audio **KBC** PG 30 SPK conn Jacks x2 conn ITE8502 17X8 PG 39 PG 39 PG 26 PG 29 Keyboard **IO Board** SPI PS/2 PG 36 **QUANTA** USER FLASH **INTERFACE** Touchpad 1Mbytes PG 30 PG 37 PG 36

## Table of Contents

PAGE	DESCRIPTION				
1	Schematic Block Diagram				
2	Front Page				
3-6	Clarksfield/Auburndale				
7-12	PCH				
13-14	DDRIII SO-DIMM(204P)				
15	Clock Generator				
16-22	M92-S2-XT				
23	BLANK PAGE				
24	LCD CONN / HDMI CONN				
25	CRT CONN				
26	DB CONN / R5U230				
27	BLANK PAGE				
28	BLANK PAGE				
29	SIO (ITE8502)				
30	FLASH / RTC				
31	MINI-Card (WWAN)				
32	MINI-Card (WLAN\WPAN)				
33	Left PUSB/ESATA				
34	BLANK PAGE				
35	SATA (HDD & CD_ROM)				
36	TP / KEYBOARD				
37	SWITCH / /LED				
38	FAN / THERMAL				
39	Azelia CODEC				
40	BLANK PAGE				
41	LAN(RTL8111DL/RJ-45)				
42	System Reset Circuit				
43	Blank Page				
44	1.8V_RUN(RT9018/RT9024)				
45	Charger (MAX8731)				
46	3V/5V (TPS51427A)				
47	1.5_DDR/0.75(TPS51116)				
48	1.05V_PCH(TPS51218)				
49	1.05_VTT(TPS51218)				
50	VGA_M92-XT(MAX8792)				
51	CPU CORE(MAX17036)				
52	Run Power Switch				
53	DCin & Batt				
54	PAD & SCREW				
55 56	EMI CAP SMBUS BLOCK				
56	THERMAL MAP				
58	Power Block Diagram				
58 59	Power sequence Block				
60	Blank Page				
00	DIAIIN FAYE				

## Power States

POWER PLANE VOLTAGE		PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW	+5V	37,44,46,47,49,50,53	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,37,44,45,46,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,26,33,37,46,48,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,,24,36,37,41,42,44,47,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,37,38,39,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,19,24,25,26,29,30 ,31,32,35,38,39,41,42,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	GFX_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_+1.1_EN	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44	VGA POWER	GFX_+1.8_EN	
+1.05V_PCH	+1.05V	07,08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+1.05V_VTT	+1.1V	03,05,10,11,49	CPU POWER	RUN_ON	

GND PLANE	PAGE	DESCRIPTION
GND	ALL	

	QUANTA					
Title	Index & Power Status					
Size	Document Number UM3					Rev 1A
Date:	Thursday, October 15, 2009	Sheet	2	of	63	-
	7		8			

## AUBURNDALE/CLARKSFIELD PROCESSOR (DMI, PEG, FDI) AUBURNDALE/CLARKSFIELD PROCESSOR (CLK, MISC, JTAG) B26 PEG ICOMPI R359 49.9/F A26 B27 R360 750/F PEG\_ICOMPI PEG\_ICOMPO PEG\_RCOMPO PEG\_RBIAS CLK\_CPU\_BCLK [10] CLK\_CPU\_BCLK# [10] COMPS PCIE\_MRX\_GTX\_N[0..15] [16] PEG\_RX#[0] PEG\_RX#[1] PEG\_RX#[2] PEG\_RX#[3] PEG\_RX#[4] PEG\_RX#[5] PEG\_RX#[6] PEG\_RX#[9] PEG\_RX#[11] PEG\_RX#[11] PEG\_RX#[11] G16 COMP1 H\_COMP1 CLOCKS H\_COMP0 AT26 COMP0 DMI\_RX[0] DMI\_RX[1] DMI\_RX[2] DMI\_RX[3] CLK\_PCIE\_3GPLL [9] [29] H\_CPUDET# < DMI\_TX#[0] DMI\_TX#[1] DMI\_TX#[2] DMI\_TX#[3] H CATERR# AK14C CATERR# SM\_DRAMRST# DDR3\_DRAMRST# [13,14] D25 F24 E23 G23 H PECI ISO AT15 PECI DMI\_RXP0 DMI\_RXP1 DMI\_RXP2 DMI\_RXP3 DM\_TX[0] DM\_TX[1] DM\_TX[2] DM\_TX[3] 1 1 2 2 SM\_RCOMP[0] SM\_RCOMP[1] SM\_RCOMP[2] PEG\_RX#[13] PEG\_RX#[14] PEG\_RX#[15] SJ 0402 +1.05V VTT A31 PEG\_RXW[15] PEG\_RX[1] PEG\_RX[1] PEG\_RX[2] PEG\_RX[2] PEG\_RX[3] PEG\_RX[4] PEG\_RX[5] PEG\_RX[6] PEG\_RX[6] PEG\_RX[6] PEG\_RX[7] PEG\_RX[7] PEG\_RX[8] PEG\_RX[9] PEG\_ H PROCHOT# AN260 PROCHOT# PCIE\_MRX\_GTX\_P[0..15] [16] R95 2 1 10K R94 2 1 10K DDR3 PM EXT TS#I01 PM EXT TS#I PM\_EXTTS#0 [13] PM EXTTS#1 [14] × E22 × D21 × D19 × D18 × G21 × E19 × F21 × G18 AK150 THERMTRIP# [10] H\_THERM < FDI\_TX#[0] FDI\_TX#[1] FDI\_TX#[2] FDI\_TX#[3] FDI\_TX#[4] FDI\_TX#[5] FDI\_TX#[6] FDI\_TX#[7] PRDY# OAT28. PREQ# OAP27 R93 \*12.4K/F NC H\_CPURST# AP26C RESET\_OBS# R97 \_ \_\_51 X D22 X G21 X D20 X G18 X G22 X E20 X F20 X G19 Š AL15 PM\_SYNC FDI\_TX[0] FDI\_TX[1] FDI\_TX[2] FDI\_TX[3] FDI\_TX[4] FDI\_TX[5] FDI\_TX[6] FDI\_TX[7] [7] PM\_SYNC \_\_\_\_\_ R96 SJ 0402 m 1 1 2 2 AN14 VCCPWRGOOD\_1 MANAGEMENT ß AN27 [10] H PWRGOOD VCCPWRGOOD 0 JTAG AI22 AK22 AK24 AI24 AI25 AH22 AK23 AH23 EXPRESS BPM#[0] BPM#[1] BPM#[2] BPM#[3] BPM#[4] BPM#[6] BPM#[6] BPM#[7] PM DRAM PWRGD AK13 SM\_DRAMPWROK Intel Suggest to reserve 0 ohm below for CPU AP29 and AR29 pins. FDI\_FSYNC[0] FDI\_FSYNC[1] [7] PM\_DRAM\_PWRGD FDI INT AM15 VTTPWRGOOD PEG\_TX#[9] PEG\_TX#[10] PEG\_TX#[11] PEG\_TX#[12] Add Test Point For XDP FDI\_LSYNC[0] FDI\_LSYNC[1] AM26 TAPPWRGOOD PCI R23 1K R24 1K [9,16,29,31,32,41] PLTRST# R101 1.5K/F AL140 RSTIN# +3.3V\_RUN +1.5V SUS 750/F <sup>4</sup> 0214 DBRESET# R102 1.1K/F CRB use a 1k pull-up to 3.3V\_S for DBR# TRST# use a 51ohm pull down. PM DRAM PWRGD PCIE\_MTX\_GRX\_N[0..15] [16] PCIE\_MTX\_GRX\_P[0..15] [16] DDR3 DRAMRST# H PWRGOOD C654 C655 0.01U 0.01U Remove XDP Function DDR3 Compensation Signals Processor Compensation Signals +1.05V VTT Processor Pullups SM\_RCOMP\_1 H\_COMP2 SM RCOMP 0 R32 R81 R82 49.9/F 49.9/F 168\_NC H\_COMP3 Layout Note: Place these resistors R73 R25 R74 R75 49.9/F 49.9/F 20/F 20/F R28 R27 130/F 24.9/F H\_CATERR# **QUANTA** H PROCHOT# H\_CPURST# AUBURNDA 1/4 Rev 1A

















































































































