ACER_BAP31 MAIN BOARD

2008.12.29



	EE	DATE	POWER	DATE				
DRAWER						100	V 6' N' I' I' I' I' I	
DESIGN						11.		
CHECK					TITLE			
RESPONSIBLE							CER JM31	
SIZE=				VER:	SIZE	CODE	DOC.NUMBER	REV
FILE NAME: XXX	CX-XXXXXXXX-XX				С	X01	D-CS-1310A2264501-ALG	X01
P/N XXXXXX	XXXXXX					SHEET	1 of	36


1. Schematic Page Description:

Montevina Schematic Ver: X01

- 1. Title
- 2. Schematic Page DESCR
- 3. Block Diagram
- 4. Annotations
- 5. Schematic Modify
- 6. Timing Diagram
- 7. Power Block Diagram
- 8. Adaptor in/Charge
- 9. 5VLA/5VA/3VA
- 10. 3VS/5VS/1.5V (DDR3)
- 11. 1.05VS/1.5S/1.8V/1.5VA
- 12. Power Latch/1.5VS/SCREW HOLE
- 13. CPU Core Power
- 14. GPU Core Power
- 15. Penryn Processor(1/2)
- 16. Penryn Processor(2/2)
- 17. CPU Thermal
- 18. Cantiga Host(1/6)
- 19. Cantiga DMI/Graph(2/6)
- 20. Cantiga DDRII(3/6) 21. Cantiga Power(4/6)
- 22. Cantiga Power(5/6)
- 23. Cantiga Ground(6/6)

- 24. Clock Generator
- 25. DDR3 SDRAM SO-DIMM0
- 26. DDR3 SDRAM SO-DIMM1
- 27. ICH9M CPU/IDE/SATA(1/4)
- 28. ICH9M PCI/PCIE/DMI/USB(2/4)
- 29. ICH9M GPIO(3/4)
- 30. ICH9M Power/GND(4/4)
- 31. LCD CNN/SATA/3G/WLAN
- 32. KBC ITE8512F
- 33. IO CN

INVENTEC | BAP31 (Penryn+Cantiga+ICH9M)SFF | Schematic Page | SIZE | CODE | DOC.NUMBER | REV | Custom | X01 | D-CS-131042284501-ALG | X01



4. Net name Description:

Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R
VCC CORE	Core Voltage for CPU

+1.05VS 1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R +1.25VS 1.25V switched power rail by SLP_S3#_3R +1.5VS 1.5V power rail for CPU PLL/DMI;PCIE;DDRIII DLLs for GMCH/Core;PCIE for ICH9m by SLP S3# 3R

+1.5V 1.5V power rail for DDRII by SLP_S5#_3R 0.75VDDT_DDRII 0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions

C = Capacitor
CN = Connector
D = Diode
F = Fuse
L = Inductor
Q = Transistor
R = Resistor
RP = Resistor Pack

U = Arbitrary Logic Device


= Crystal and Osc

Net Name Suffix

= Active Low signal

5. Board Stack up Description

PCB Layers



	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

4	3	2	1
Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn SFF HFM:	1.3319V~1.4375V~1.4591\	/ 18A
VCC_COKE	LFM:	0.9221V~0.9625V~0.9739\	
1.05VS	Penryn SFF : AGTL+ termination	1V~1.05V~1.10V	4.5A
1.0343	Cantiga GS: Core	0.997V~1.05V~1.102V	8.7A
	Cantiga GS: PCIE	0.9975V~1.05V~1.1025V	1.78A
	Cantiga GS:Core+IMEL+HSIO	0.9975V~1.05V~1.1025V	2.898A
	Cantiga GS:VCC_GMCH	0.997V~1.05V~1.102V	10.154A
	Cantiga GS:VCCA_SM_CK and NCTF	0.997V~1.05V~1.102V	37.95mA
	Cantiga GS:VCC_DMI	0.997V~1.05V~1.102V	456mA
	Cantiga GS:VCCA_SM	0.997V~1.05V~1.102V	747.5mA
	Cantiga GS:VTT	0.997V~1.05V~1.102V	852mA
	ICH9M:VCC1_05	0.997V~1.05V~1.102V	1.634A
	ICH9M:DMI	0.997V~1.05V~1.102V	48mA
	ICH9M:CPU_IO	0.997V~1.05V~1.102V 0.997V~1.05V~1.102V	2mA
1.5VS			130mA
1.575	Penryn SFF PLL	1.425V~1.5V~1.575V	
	Cantiga GS: QDAC	1.425V~1.5V~1.575V	0.5mA
	Cantiga GS: LVDS	1.71V~1.8V~1.89V	60.31mA
	Cantiga GS: TVDAC	1.425V~1.5V~1.575V	35mA
	Cantiga GS: Various PLLS analog supply	1.425V~1.5V~1.575V	485mA
	Cantiga GS: VCC_SM_CK	1.425V~1.5V~1.575V	149.5mA
	Cantiga GS: VCC_SM	1.425V~1.5V~1.575V	3.1625A
	ICH9M:PCIE_ICH	1.425V~1.5V~1.575V	646mA
			1.342A
	ICH9M:SATA_ICH	1.425V~1.5V~1.575V	
	ICH9M:VCC_GLAN	1.425V~1.5V~1.575V	80mA
	Mini Card:		
	Express Card:	1.425V~1.5V~1.575V	650mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V~1.5V~1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDF	RIIIDDRIII Terminator:	0.7125V~0.75V~0.7875V	1.0A
3VS	Cantiga GS: HV CMOS	3.135V~3.3V~3.465V	105.3mA
	Cantiga GS: VCCS_TVDAC	3.135V~3.3V~3.465V	78mA
	ICH9M:VCC3_3	3.135V~3.3V~3.465V	308mA
	ICH9M:VCCGLAN3_3	3.135V~3.3V~3.465V	1mA
	Thermal Sensor:	3.0V~3.3V~3.6V	5mA
		3.00~3.30~3.60	SIIIA
	Mini Card: UMTS		
	Express Card:	3.135V~3.3V~3.465V	1.3A
	CLK Generator: ICS9LPRS365BKLFT	3.135V~3.3V~3.465V	500mA
	Mini Card: WirelessLan		
	Bluetooth:	2 21/ 2 21/ 2 /1/	
	Super I/O: IT8305E	3.0V~3.3V~3.6V	
	Azalia Codec: ALC262		
	Azalia MDC:		
	Azaila WDC.		
1.8VS	DVI	3.0V~3.3V~3.6V	120mA
3VA	ICH9M: RTC	2V~3.3V~3.465V	6uA
SVA			
	ICH9M:VCCSUS3_3	3.135V~3.3V~3.465V	212mA
	ICH9M:VCCCL3_3	3.135V~3.3V~3.465V	73mA
	ICH9M:VCCLAN3_3	3.135V~3.3V~3.465V	78mA
	LCD:	3.0V~3.3V~3.6V	2A
	Lan:AR8131	3.0V~3.3V~3.6V	1A
	Azalia MDC:		
	Flash ROM: BIOS	3.0V~3.3V~3.6V	
5VS	Cardreader: RTS5159	3.0V~3.3V~3.6V	
3.5	Azalia Codec: ALC269	3.0V~3.3V~3.6V	
			May: 1 EA . D/M: 440 4 . CTDDV: 70 . 4
	HDD: SATA	4.75V~5.0V~5.25V	Max: 1.5A; R/W: 460mA; STDBY: 70mA
_	ODD: SATA	4.75V~5.0V~5.25V	Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
	Audio AMP: G1432		
	Inverter:		
	WebCam	4.75V~5.0V~5.25V	1A
	LIOP 6 .	5VA	2A
5VA	USB: x 2 ports		
5VA	USB: x 2 ports USB		
	USB	5VA	1.5A
5VA 5VLA			
5VLA	USB		
	USB		

INVENTEC

THE BAP31 (Penryn+Cantiga+ICH9M) SFF
ANNOTATIONS

SIZE CODE DOCNMARER
LOGIO DOC NAMER
DOC NAMER
SIZE CODE DOCNMARER
LOGIO DOC NAMER
SIZE CODE DOCNMARER
LOGIO DOC NAMER
SIZE CODE DOCNMARER
LOGIO DOCUMENTO
LOGIO DO

CHANGE by Milles Liu DATE Tuesday, March 10, 2005

- -

6.Schematic modify Item and History:

2009.0108

- ADD USB P3 for Docking, USB P5 for Finger printer, Modify CN5 ----P28
- 2. Modify CN20 to 50pin-----P33
- 3. Move PWR SWIN# from CN14 to CN20
- 4. ADD TPM module----P34

2009.0109

1. ADD DOCK_USB_EN, DOCK_CRT_IN#----P32,33

2009.0112


1. Change power item: R490,R291,BAT CNN TH PIN

INVENTEC


THE BAP31 (Penryn+Cantiga+ICH9M)SFF Schemick Medity

Schemick Medity

SCE GOOD DOCUMBER REV
OUT DOCUMBER REV
OUT DOCUMBER REV




Power Block Diagram:





INVENTEC


BAP31 (Penryn+Cantiga+ICH9M)SFF
Power Block Diagram


Soe CODE DOCUMENT REV
















PDF 檔案以 "PDF 製作工廠" 試用版建立 http://www.fineprint.com



























DMI Routing Guideline




Breakout/in LA/LZ	Main Route LB/LY		Breakout/in LE/LV
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Microstrip	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Stripline
Stripline	Same Routing layer as LA/LZ	Same Routing layer as LE/LV	Microstrip


Parameter	Main Route Guideline	Breakout Guideline
Uncoupled Single End Impedance	55 +/- 15%	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils	
Nominal Didderential Pair-Pitch	Inner Layer : 7 mils Outer Layer : 7 mils	Inner Layer : 4 mils Outer Layer : 5 mils
Pair-to-Pair Pitch	Inner Layer : 37 mils Outer Layer : 37 mils	Inner Layer : 27 mils Outer Layer : 27 mils
Bus-to-Bus Pitch	Inner Layer : 22 mils Outer Layer : 20 mils	Inner Layer : 15 mils Outer Layer : 12 mils
Reference Plane	Ground	Ground
Splits/Voids	No routing over plane splits No routing over voids	
Trace Length-LA (GMCH Breakout)	Max = 250 mils	
Trace Length-LB (GMCH Breakout to Via2)	Max = 3600 mils	
Trace Length-LC (Via2 to Via3)	Max = 5900 mils	
Trace Length-LD (Via3 to ICH7m Breakout)	Max = 3600 mils	
Trace Length-LE (ICH7m Breakout)	Max = 400 mils	
Trace Length-L1 (LA+LB+LC+LD+LE)	Max = 8000 mils	
Trace Length-LV (ICH7m Breakout)	Max = 400 mils	
Trace Length-LW (ICH7m Breakout to Via2)	Max = 3600 mils	
Trace Length-LX (Via2 to Via3)	Max = 5900 mils	
Trace Length-LY (Via3 to GMCH Breakout)	Max = 3600 mils	
Trace Length-LZ (GMCH Breakout)	Max = 400 mils	
Trace Length-L2 (LV+LW+LX+LY+LZ)	Max = 8000 mils	

^{***} When routing near the edge of their reference plane, trace should maintain at least 40 mils space to the edge of the plane

^{***} Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils




PCIE Routing Guideline



Breakout/in LA/LZ	Main Route LB/LC/LY	Main Route LD/LW		Breakout/in LE/LV
Stripline	Microstrip	Same Routing layer as LE/	LV	Microstrip
Parameter		Main Route Guideline	Brea	kout Guideline
Uncoupled Sing	le End Impedance	55 +/- 15%	55 +	/- 15%
Nominal Trace	Width	Inner Layer : 4 mils Outer Layer : 5 mils		
Nominal Differ	ential Trace Space	Inner Layer : 7 mils Outer Layer : 7 mils	Inne Oute	r Layer : 4 mils er Layer : 5 mils
Pair-to-Pair Pit	ch	Inner Layer : 37 mils Outer Layer : 37 mils	Inne Oute	r Layer : 27 mils er Layer : 27 mils
Bus-to-Bus Pitch		Inner Layer : 20 mils Outer Layer : 20 mils	Inne Oute	r Layer : 15 mils er Layer : 12 mils
Reference Plan	e	Ground	Grou	und
Splits/Voids		No routing over plane splits No routing over voids		
Trace Length-L	A (ICH7m Breakout)	Max = 400 mils		
Trace Length-LB (ICH7m Breakout to AC cap)		Max = 10750 mils		
Trace Length-LC (AC cap to PCIe CN)		Max = 10750 mils		
Trace Length-L1 (LA+LB+LC)		Max = 12000 mils		
Trace Length-L Breakout)	Y (PCIe CN to ICH7m	Max = 11950 mils		
Trace Length-L	Z (ICH7m Breakout)	Max = 400 mils		
Trace Length-L	2 (LY+LZ)	Max = 12000 mils	Max = 12000 mils	

^{**} When routing near the edge of their reference plane, trace should maintain at least 40

^{***} Match the trace lengths of the complementary signals within each differential pair to +/- 5 mils



INVENTEC BAP31 (Penryn+Cantiga+ICH9M)SFF

hexainf@hotmail.com


VSS


AMES. VSS. 199
AMES. VSS. 200
AMES. 200
AMES.


VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_ VSS_NCTF_


VSS_SCB_ VSS_SCB_ VSS_SCB_ VSS_SCB_ VSS_SCB_ VSS_SCB_ VSS_SCB_


mils space to the edge of the plane





























PDF 檔案以 "PDF 製作工廠" 試用版建立 http://www.fineprint.com

