## MikroLeo Instruction Set

Encoding of MikroLeo Instruction Word (16-bits)									
ROMH (8-bit) ROML (8-bit)						š			
Decoder						Mnemonic	Instructions with all	Operation	Affected
High Nibble (HiNB)			Address	MAddr	Operand/	ien	possibilities	Орегалоп	Flags
MICRO2_IN	AMODE	MOD	MICRO		LAddr	¥	•	19	
ь15	b14	b13:b12	b11:b8	b7:b4	b3:b0				
		0					LDI ACC,n	ACC ← n	ZF
		1	0	.,		LDI	LDI RA,n	RA ← n	
0		2	U	×	n	LDI	LDI RB,n	RB ← n	1 -
	×	3					LDI RC,n	RC ← n	1
		0			n		NAND ACC,n	ACC ← ACC NAND n	
		1	1	X X MAddr LAddr	~	NAND	NAND ACC, RA	ACC ← ACC NAND RA	ZF
		2			*	ואאוט	NAND ACC,RB	ACC ← ACC NAND RB	
	0, 1	3				NAND ACC, RAM[Addr]	ACC ← ACC NAND RAM[RC:MA:LA]		
	0, 1	0	2	MAddr	LAddr	LDW	LDW ACC,RAM[Addr]	ACC ← RAM[RC:MA:LA]	ZF
		1	3	×	×	LDA	LDA RA	ACC ← RA	ZF
		2					LDA RB	ACC ← RB	
		3					LDA RC	ACC ← RC	
	×	0	4	x MAddr	n	OUTA	OUTA n	OUTA ← n	-
		1			×		OUTA ACC	OUTA ← ACC	
		2			^		OUTA RA	OUTA ← RA	
	0, 1	3			LAddr		OUTA RAM[Addr]	OUTA + RAM[RC:MA:LA]	
		0	- 5	×	n	ОИТВ	OUTB n	OUTB ← n	
	×	1			×		OUTB ACC	OUTB ← ACC	
		2					OUTB RA	OUTB ← RA	
	0, 1	3		MAddr	LAddr		OUTB RAM[Addr]	OUTB + RAM[RC:MA:LA]	<u> </u>
	×	0	6	×	n	оитс	OUTC n	OUTC ← n	-
		1			×		OUTC ACC	OUTC + ACC	
		2					OUTC RA	OUTC ← RA	
	0, 1	3		MAddr	LAddr		OUTC RAM[Addr]	OUTC + RAM[RC:MA:LA]	
	V	1			× L		LDR RA	RA ← ACC	-
		2	7	×		LDR	LDR RB	RB ← ACC	
		3					LDR RC	RC ← ACC	
	×	0			n		CMP ACC,n	ACC - n	CF, ZF
		1	8	X MAddr		CMP	CMP ACC, RA	ACC - RA	
		2	·				CMP ACC, RB	ACC - RB	
	0, 1	3			LAddr		CMP ACC, RAM[Addr]	ACC - RAM[RC:MA:LA]	
		0	9	×	n	OUTD	OUTD n	OUTD ← n	-
	×	1			×		OUTD ACC	OUTD + ACC	
		2			^		OUTD RA	OUTD ← RA	
	0, 1	3		MAddr	LAddr		OUTD RAM[Addr]	OUTD + RAM[RC:MA:LA]	
	0, 1	0	Ah	MAddr	LAddr	STW	STW RAM[Addr], ACC	RAM[RC:MA:LA] ← ACC	
		0	0		n	suB	SUB ACC,n	ACC ← ACC - n	CF, ZF
	×	1	Bh	×	×		SUB ACC,RA	ACC ← ACC - RA	
		2					SUB ACC, RB	ACC ← ACC - RB	
	0, 1	3		MAddr	LAddr		SUB ACC,RAM[Addr]	ACC ← ACC - RAM[RC:MA:LA]	
	0, 1	0	Ch	MAddr	LAddr	JPI	JPI RC:MA[7:4]:LA[3:0]	PC ← [RC:MA:LA]	_
	0, 1	0	Dh		LAddr	JPC		If CF=1, PC ← [PCH:MA:LA]	
	0, 1 ×	0	Eh	MAddr	LAddr		JPZ MA[7:4]:LA[3:0]	If ZF=1, PC ← [PCH:MA:LA]	
		0		x x	ADD	ADD ACC,n	ACC ← ACC + n	CF, ZF	
		1	Fh			ADD ACC, RA	ACC ← ACC + RA		
		2	' ''		^		ADD ACC, RB	ACC ← ACC + RB	51, 21
	0, 1	3		MAddr	LAddr	<u> </u>	ADD ACC, RAM[Addr]	ACC ← ACC + RAM[RC:MA:LA]	
1	×	0		<u></u>		INA INB INC	INA	ACC ← INA	ZF
		1		v			INB	ACC ← INB	
1			l	x			INC	ACC ← INC	
1	^	2				TIVE			

LA[3:0] => can be RA or OPR (LAddr), depends on the AMODE bit.

MA[7:4] => can be RB or MAddr, depends on the AMODE bit.

Address = Addr => RC:MA[7:4]:LA[3:0]

If AMODE=0, Addr=RC:Maddr:LAddr

If AMODE=1, Addr=RC:RB:RA

x = don't care

MOD = Modifier

MAddr = Medium Address

LAddr = Low Address MICRO = Opcode