## MikroLeo Instruction Set

Encoding of MikroLeo Instruction Word (16-bits)									
F	ROMH (8	-bit)		ROML (8-bit)					
Decode						In	structions with all	Onti	Flags
High Nib	oble (Hil	NB)	Address	MAddr	Operand/		possibilities	Operation	affected
MICRO2_IN	AMODE MOD		MICRO		LAddr	<b>F</b>			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
b15	ь14	b13:12		b7:b4	b3:b0				
		0					LDI ACC,n	ACC ← n	Carry, Zero
		1					LDI RA,n	RA ← n	
	l	2	0	×	n	II'DT	LDI RB,n	RB ← n	_
	×	3					LDI RC.n	RC ← n	
		0			n		NAND ACC,n	ACC ← ACC NAND n	
		1		×		1	NAND ACC, RA	ACC ← ACC NAND RA	1
		2	1	MAddr	×		NAND ACC, RB	ACC ← ACC NAND RB	Carry, Zero
	0,1	3			LAddr		NAND ACC, RAM[Addr]	ACC + ACC NAND RAM[RC:MA:LA]	
	0, 1	0	2	MAddr	LAddr	LDW	LDW ACC, RAM[Addr]	ACC + RAM[RC:MA:LA]	Carry, Zero
	x	1	3	×	x n	LDA	LDA RA	ACC ← RA	Carry, Zero
0		2					LDA RB	ACC ← RB	
		3					LDA RC	ACC ← RC	
		0					OUTA n	OUTA ← n	
	×	1		× MAddr		OUTA	OUTA ACC	OUTA + ACC	
		2	4		×		OUTA RA	OUTA ← n	
	0, 1	3			LAddr		OUTA RAM[Addr]	OUTA + RAM[RC:MA:LA]	
	,	0		× MAddr	n	OUTB	OUTB n	OUTB ← n	-
	×	1	_				OUTB ACC	OUTB ← ACC	
		2	5		×		OUTB RA	OUTB ← n	
	0, 1	3			LAddr		OUTB RAM[Addr]	OUTB + RAM[RC:MA:LA]	
	,	0	6	x MAddr	n	оитс	OUTC n	OUTC ← n	-
	×	1					OUTC ACC	OUTC + ACC	
		2			×		OUTC RA	OUTC ← n	
	0, 1	3			LAddr		OUTC RAM[Addr]	OUTC + RAM[RC:MA:LA]	
	×	1	7	×	×	LDR	LDR RA	RA ← ACC	-
		2					LDR RB	RB ← ACC	
		3					LDR RC	RC ← ACC	
	×	0	8	×	n	CMP	CMP ACC,n	ACC - n	Carry, Zero
		1					CMP ACC,RA	ACC - RA	
		2			×		CMP ACC, RB	ACC - RB	
	0, 1	3		MAddr	LAddr		CMP ACC, RAM[Addr]	ACC - RAM[RC:MA:LA]	
		0			n		OUTD n	OUTD ← n	
	×	1	9	×		OUTD	OUTD ACC	OUTD ← ACC	-
		2	9		×		OUTD RA	OUTD ← n	
	0, 1	3		MAddr	LAddr		OUTD RAM[Addr]	OUTD + RAM[RC:MA:LA]	
	0, 1	0	Ah	MAddr	LAddr	STW	STW RAM[Addr], ACC	RAM[RC:MA:LA] + ACC	
		0	Rh	×	n	SUB	SUB ACC,n	ACC ← ACC - n	Carry, Zero
	×	1			J		SUB ACC,RA	ACC ← ACC - RA	
		2			×		SUB ACC, RB	ACC ← ACC - RB	
	0,1	3		MAddr	LAddr		SUB ACC, RAM[Addr]	ACC ← ACC - RAM[RC:MA:LA]	1
	0,1	0	Ch	MAddr	LAddr	JPI	JPI RC:MA[7:4]:LA[3:0]	PC ← [RC:MA:LA]	
	0,1	0	Dh	MAddr	LAddr	JPC .	JPC MA[7:4]:LA[3:0]	If CARRY=1, PC ← [MA:LA]	_  -
	0,1	0	Eh	MAddr	LAddr	JPZ	JPZ MA[7:4]:LA[3:0]	If ZERO=1, PC ← [MA:LA]	
		0		Fh ×	n		ADD ACC,n	ACC ← ACC + n	Carry, Zero
	×	1	Fh		×	ADD	ADD ACC,RA	ACC ← ACC + RA	
		2					ADD ACC,RB	ACC ← ACC + RB	
	0,1	3		MAddr	LAddr		ADD ACC,RAM[Addr]	ACC ← ACC + RAM[RC:MA:LA]	
1	×	8	<u>-</u>		I	INA	INA	ACC ← INA	Carry, Zero
		9		x		INB	INB	ACC ← INB	
		Α		•		INC	INC	ACC ← INC	Cuity, Zero
		В				IND	IND	ACC ← IND	
I 4[3:01 -> co	n ha DA	on ODD (	1 Addn) de	enands on th	ne AMODE bit		AMODE = Addresina mode		<del></del>

LA[3:0] => can be RA or OPR (LAddr), depends on the AMODE bit.

MA[7:4] => can be RB or MAddr, depends on the AMODE bit.

Address = Addr => RC:MA[7:4]:LA[3:0]
If AMODE=0, Addr=RC:Maddr:LAddr

If AMODE=1, Addr=RC:RB:RA

x = don't care

AMODE = Addresing mode

MOD = Modifier MAddr = Mediam Address LAddr = Low Address