MikroLeo Instruction Set

Encoding o	of Miki	roLeo	Instruc	tion Word (16-bits)		<u>)</u>			
F	NOMH (8	-bit)		ROML (8-bit)		٦ <u>ز</u>	, ., ., .,		
High Nibble (HiNB)			Decoder Address MICRO	MAddr	Operand/ LAddr	Mnemonic	Instructions with all possibilities	Operation	Affected Flags
ь15	b14	b13:12	b11:b8	b7:b4	b3:b0				
0		0					LDI ACC,n	ACC ← n	CF, ZF
		1	0	×	n	LDI	LDI RA,n	RA ← n	
		2	Ŭ	^		552	LDI RB,n	RB ← n	-
	×	3					LDI RC,n	RC ← n	
		0			n		NAND ACC,n	ACC ← ACC NAND n	
			1 2	×	×	INAIND	NAND ACC,RA	ACC ← ACC NAND RA	CF, ZF
		4					NAND ACC,RB	ACC ← ACC NAND RB	
	0,1	3		MAddr	LAddr		NAND ACC, RAM[Addr]	ACC + ACC NAND RAM[RC:MA:LA]	
	0,1	0	2	MAddr	LAddr	LDW	LDW ACC,RAM[Addr]	ACC ← RAM[RC:MA:LA]	CF, ZF
	×	1	3	×	×		LDA RA	ACC ← RA	CF, ZF
		2					LDA RB	ACC ← RB	
		3					LDA RC	ACC ← RC	
		0	4	x MAddr	n	4	OUTA ACC	OUTA ← n	
	×	1			×	OUTA	OUTA ACC	OUTA + ACC	
		2			1.4.11	-	OUTA RA	OUTA + RA	
	0,1	3			LAddr		OUTA RAM[Addr]	OUTA + RAM[RC:MA:LA]	
		0		×	n	ООТВ	OUTB n	OUTB ← n	
	×	1	5		×		OUTB ACC	OUTB + ACC	
	0.1	2			1.4.1.1	4	OUTB RA	OUTB + RA	
	0,1	3		MAddr	LAddr		OUTB RAM[Addr]	OUTB + RAM[RC:MA:LA]	+
		0	6	x MAddr	n	оитс	OUTC n	OUTC + n	-
	×	1			×		OUTC ACC	OUTC + ACC	
	0.1	2			1.4.11		OUTC RA	OUTC + RA	
	0,1	3			LAddr		OUTC RAM[Addr]	OUTC + RAM[RC:MA:LA]	
	×	1	7	×	×	LDR	LDR RA	RA + ACC	-
		2					LDR RB	RB ← ACC	
		3	 				LDR RC	RC ← ACC	CF, ZF
	.,	1	8	× MAddr	n	CMP	CMP ACC, RA	ACC - n ACC - RA	
	X	2			×				
	0.1	3			LAddr		CMP ACC, RB	ACC - RB ACC - RAM[RC:MA:LA]	
	0,1	0		MAddi			CMP ACC,RAM[Addr] OUTD n	OUTD + n	
	×	1		× MAddr	n	1	OUTD ACC	OUTD + ACC	- -
	^	2	9		×	OUTD	OUTD RA	OUTD + RA	
	0, 1	3			LAddr		OUTD RAM[Addr]	OUTD + RAM[RC:MA:LA]	
	0,1	0	Ah	MAddr	LAddr	STW	STW RAM[Addr], ACC	RAM[RC:MA:LA] + ACC	
	0,1	0	All	MAGG	n	311	SUB ACC,n	ACC + ACC - n	
	×	1		× MAddr		× SUB	SUB ACC,RA	ACC ← ACC - RA	CF, ZF
	^	2	Bh		×		SUB ACC, RB	ACC ← ACC - RB	
	0, 1	3	ŀ		I Addr		SUB ACC, RAM[Addr]	ACC ← ACC - RAM[RC:MA:LA]	
	0,1	0	Ch	MAddr	LAddr	JPI		PC ← [RC:MA:LA]	
	0,1	0	Dh	MAddr	LAddr	JPC	JPC MA[7:4]:LA[3:0]	If CARRY=1, PC ← [PCH:MA:LA]	1 -
	0,1	0	Eh	MAddr	LAddr	JPZ	JPZ MA[7:4]:LA[3:0]	If ZERO=1, PC ← [PCH:MA:LA]	1
	-,-	0	0 1 2 Fh		n	_	ADD ACC,n	ACC ← ACC + n	CF, ZF
	×	_		× MAddr	••		ADD ACC,RA	ACC ← ACC + RA	
	••				×	ADD	ADD ACC, RB	ACC ← ACC + RB	
	0, 1	-			LAddr	_	ADD ACC, RAM[Addr]	ACC ← ACC + RAM[RC:MA:LA]	
1	٥, ١		8	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	271001	INA	INA	ACC ← INA	+
		9			INB	INB	ACC ← INB		
	×	Ā		х		INC	INC	ACC ← INC	CF, ZF
		В				IND	IND	ACC ← IND	
1[2:0] => ==	- h - D 4		J 4 4 4 2 4	ananda an +k	ne AMODE bit.		AMODE = Addresina mode	1	1

LA[3:0] => can be RA or OPR (LAddr), depends on the AMODE bit. MA[7:4] => can be RB or MAddr, depends on the AMODE bit.

Address = Addr => RC:MA[7:4]:LA[3:0] If AMODE=0, Addr=RC:Maddr:LAddr

If AMODE=1, Addr=RC:RB:RA

x = don't care

AMODE = Addresing mode

MOD = Modifier MAddr = Median Address LAddr = Low Address MICRO = Opcode