Instruction Code (14-bits)					
Micro2 (ROMH) Micro1 (ROML)				Instructions with all	
Decoder Address		MAddr	Operand/	possibilities	
MOD	Opcode	MAdar	LAddr		·
0 1 2 3	0	-	n	LDI	LDI ACC,n ok LDI RA,n ok LDI RB,n LDI RD,n
0 1 2 3	1	- MAddr	n LAddr	NAND	NAND ACC, n ok NAND ACC, RA ok NAND ACC, RB NAND ACC, RAM[Addr] ok
0	2	MAddr	LAddr	LDW	LDW ACC, RAM[Addr] ok
1 2 3	3	-	-	LDA	LDA RA OK LDA RB LDA RD
0 1 2 3	4	- MAddr	n - LAddr	OUTA	OUTA n ok OUTA ACC ok OUTA RA ok OUTA RAM[Addr] ok
0 1 2 3	5	-	n -	ОИТВ	OUTB n OUTB ACC OUTB RA
0 1 2 3	6	MAddr - MAddr	LAddr n - LAddr	OUTC	OUTB RAM[Addr] OUTC n OUTC ACC OUTC RA OUTC RAM[Addr]
1 2 3	7	-	-	LDR	LDR RA ok LDR RB LDR RD
0 1 2	8	-	n -	СМР	CMP ACC, n ok CMP ACC, RA ok CMP ACC, RB
3 0 1 2 3	9	MAddr - MAddr	LAddr n - LAddr	OUTD	CMP ACC,RAM[Addr] OUTD n OUTD ACC OUTD RA OUTD RAM[Addr]
0	Ah	MAddr	LAddr	STW	STW RAM[Addr], ACC ok
0 1 2	Bh	-	n -	SUB	SUB ACC, n ok SUB ACC, RA ok SUB ACC, RB
3		MAddr	LAddr		SUB ACC, RAM[Addr] ok
0	Ch	MAddr	LAddr	JPI	JPI RD:MA[7:4]:LA[3:0]
0	Dh	MAddr	LAddr	JPC	JPC MA[7:4]:LA[3:0]
0 0 1 2	Eh Fh	MAddr -	LAddr n -	JPZ ADD	JPZ MA[7:4]:LA[3:0] o  ADD ACC,n ok  ADD ACC,RA ok  ADD ACC,RB
3 8 9 A B	MAddr LAddr  MICRO2/IN = 1			INA INB INC IND	ADD ACC,RAM[Addr] INA INB INC IND

 $LA[3:0] \Rightarrow$  can be RA or OPR (LAddr), depends on the AMODE bit. MA[7:4] = can be RB or MAddr, depends on the AMODE bit.