IC Design
HW4 Tutorial

Ping-Hsiang Chang
Advisor: Tzi-Dar Chiueh
2021/12/16

Outline

- Workflow & Notification of HW4
- Standard Cell Library
- Tips
- Verification
- Reminder

- Grading
  - Correctness (40%)
  - Ranking (30%)
  - Report (30%)

- First, design a circuit that can pass the simulation.

- Second, decrease the CYCLE in testbench.v until it fail (CYCLE < critical path).

Workflow (2/2)

- Third, find the number of transistors in your design.

```
module AN3(Z,A,B,C,number);
    output Z;
    input A,B,C;
    parameter size = 10'd50;
    output [size:0] number;
    wire   [size:0] number;
    assign number=11'd8;
```

```
========================================
                Simulation passed
========================================

========================================
                    Summary
========================================
    Clock cycle:            3.7 ns
    Number of transistors: 4201
    Total excution cycle:   1007
    Correctness Score:      40.0
    Performance Score:      15652505.9
========================================
```

- Finally, modify you design to achieve better performance.
  - Trade-off between area & speed, e.g., Try different adders, carry-skip, carry-lookahead, etc.
  - Try different algorithms.

- In this HW, all the logic operations MUST consist of standard cells (defined in lib.v). You can NOT use logic operators.

```
wire a, b, c;
assign a = b & c;
```
⟶ Behavioral Modeling

```
wire a, b, c;
AN2 an(a, b, c);
```
⟶ Structural Modeling

Notification (2/2)

- Do NOT change any module name and port name in div.v, just modifiy the module description, otherwise you can't pass the simulation.

```
module div (
    input  clk,
    input  rst_n,
    input  i_in_valid,
    input  [7:0] i_a,
    input  [4:0] i_b,
    output [7:0] o_q,
    output [4:0] o_r,
    output       o_out_valid,
    output [50:0] number
);
```

Don't Change

- Use FD2 (positive edge) module for flip flop.

Standard Cell Library

Standard Cell Library (lib.v)

- Choose what you need
- Compose your circuit according to I/O connections

- IV   // not
- AN3
- AN4
- AN2
- EN   // xnor
- EN3
- EO   // xor
- EO3
- FA1 // full adder
- FD1 // negative edge DFF
- FD2 // positive edge DFF

- ND2 // nand
- ND3
- ND4
- NR2 // nor
- NR3
- OR2 // or
- OR3
- OR4
- HA1 // half adder
- MUX21H   // 2-to-1 MUX

Number of Transistors

- "+" operator is only allowed to add up the transitor count of each cell.

```verilog
module Reg3(
    input  CLK,
    input  RESET,
    input  [2:0] DD,
    output [2:0] Q,
    output [50:0] Reg3_num
);

wire [50:0] FD_num0,FD_num1,FD_num2;
assign Reg3_num = FD_num0 + FD_num1 + FD_num2;

FD2 fd0(Q[0], DD[0], CLK, RESET, FD_num0);
FD2 fd1(Q[1], DD[1], CLK, RESET, FD_num1);
FD2 fd2(Q[2], DD[2], CLK, RESET, FD_num2);

endmodule
```

```verilog
module DUT(
    input  clk,
    input  rst;
    input  [2:0]  A;
    input  [2:0]  B;
    output [2:0]  C;
    output [50:0] DUT_num;
);

wire [50:0] num0,num1;
assign DUT_num = num0 + num1;

wire [2:0] A_reg, B_reg;
Reg3 rr0(A_reg, A[2:0], clk, rst, num0);
Reg3 rr1(B_reg, B[2:0], clk, rst, num1);

endmodule
```

Tips

Parameterized module

- Verilog "generate" statement
  - Copy the codes.
  - Instantiate multiple modules easily.

- Use generate and parameter to define parameterized module.
  - High flexibility.
  - High readability.
  - Shorten your codes.
  - Prevent wire misconnection.

Example – n-bit DFF

```verilog
//BW-bit FD2
module REGP#(
    parameter BW = 2
)(
    input clk,
    input rst_n,
    output [BW-1:0] Q,
    input [BW-1:0] D,
    output [50:0] number
);

wire [50:0] numbers [0:BW-1];

genvar i;
generate
    for (i=0; i<BW; i=i+1) begin
        FD2 f0(Q[i], D[i], clk, rst_n, numbers[i]);
    end
endgenerate

//sum number of transistors
reg [50:0] sum;
integer j;
always @(*) begin
    sum = 0;
    for (j=0; j<BW; j=j+1) begin
        sum = sum + numbers[j];
    end
end

assign number = sum;

endmodule
```

➡️ **Generate FD2 according to BW.**

➡️ **Use for loop to sum transistor counts.**

Instantiate in top module.

```verilog
REGP#(5) U_REGP(.clk(clk),.rst_n(rst_n),.Q(Q),.D(D),.number(number));
```

Verification

Test and Verify Your Circuit

- By applying input patterns and observing output responses

Testbench

Compile and debug

- ## Source
  - source /usr/cad/cadence/cshrc
  - source /usr/spring_soft/CIC/verdi.cshrc

- ## Include the tb.v & lib.v files to run simulation
  - ncverilog tb.v div.v lib.v +access+r
  - ncverilog tb.v div.v lib.v +access+r +define+DEBUG
  - ncverilog tb.v div.v lib.v +access+r +define+PIPELINE
  - ncverilog tb.v div.v lib.v +access+r +define+DEBUG+PIPELINE

Reminder (1/2)

- Loosen the clock cycle when you're checking your circuit logic.

- Once the logic is correct, start to shorten the clock period to find the critical path.

- Use basic gates provided in lib.v to design your circuit. No behavior level code will be accepted.

Reminder (2/2)

- Due 2021/12/30 9:00

- For any further questions , contact TA !
  - 張品翔 r09943022@ntu.edu.tw
- To know more about Verilog, refer to
  - http://www.ece.umd.edu/courses/enee359a.S2008/verilog_tutorial.pdf