



臺灣大學

# IC Design Lab1 NC-Verilog

Advisor : Tzi-Dar Chiueh

TA : Ming-Shan Huang

February 18, 2021



臺灣大學

# Outline

- Connect to workstations
  - MobaXterm
- Lab1 NC-Verilog
  - ALU
- Reminder



臺灣大學

# Connect to Workstations

MobaXterm




臺灣大學

# MobaXterm

- Download the install program of MobaXterm

Download: <http://mobaxterm.mobatek.net/>


- Workstation list: [http://cad.ee.ntu.edu.tw/ws\\_list.htm](http://cad.ee.ntu.edu.tw/ws_list.htm)





臺灣大學

# Log-In(1/2)



Host list: [http://cad.ee.ntu.edu.tw/htdocs\\_new/ws\\_list.htm](http://cad.ee.ntu.edu.tw/htdocs_new/ws_list.htm)

Source list: [http://cad.ee.ntu.edu.tw/htdocs\\_new/software.htm](http://cad.ee.ntu.edu.tw/htdocs_new/software.htm)




臺灣大學

# Log-In(2/2)

- User Name

- Ex: r98943032 -> r98032
- b97901020 -> b97020
- Ex: b96502040 -> b6502040

- Password





- or enter “ ssh r02XXX@140.112.20.72 ” to connect



臺灣大學

# Download and upload files





臺灣大學

# Simple Linux command

- Source the setting file
  - source
- Change your password
  - passwd
- Document management
  - cd [directory name/..]
  - ls [-a/-l]
  - mkdir [directory name]
  - cp [options] [source] [destination]
  - rm [-fir] [file/directory]
  - mv [-fiu] [source] [destination]
- View Ref[1] for more detail!





臺灣大學

# Lab1 NC-Verilog

ALU



臺灣大學

# Objectives


- In this lab, you will learn
  - How to verify your Verilog HDL
  - How to run the NC-Verilog simulator with test-bench
- Copy files from course web
  - Lab1.zip
- Check if you have these files
  - Lab1\_alu.v
  - Lab1\_alu\_tb.v



臺灣大學

# Case : An 8-bit ALU

- Posedge clk\_p\_i, negedge reset\_n\_i



inst_i [2:0]	Operation	Notes
000	Unsigned Addition	$data\_o = data\_a\_i + data\_b\_i$
001	Unsigned Subtraction	$data\_o = data\_b\_i - data\_a\_i$
010	Unsigned Multiplication	$data\_o = data\_a\_i * data\_b\_i$
011	NOT	$data\_o = \sim data\_a\_i$
100	XOR	$data\_o = data\_a\_i \oplus data\_b\_i$
101	Absolute Value	$data\_o =  data\_a\_i $
110	Subtraction & Divide by 2	$data\_o = (data\_b\_i - data\_a\_i) >> 1$
111	Unused	Unused



臺灣大學

# Check Verilog Code via NC-Verilog

- Source the cshrc file (both work)
  - source /usr/cadence/cshrc
  - source /usr/cad/cadence/cshrc
- Check Verilog Code via NC-Verilog
  - ncverilog Lab1\_alu.v
  - NC-Verilog will report your RTL code
  - Ensure that no errors here
- Run simulation with a test bench via NC-Verilog
  - ncverilog +access+r Lab1\_alu\_tb.v Lab1\_alu.v
  - Check the simulation result be no errors now



臺灣大學

# nWave: Source file and execute

- Source
  - source /usr/spring\_soft/CIC/verdi.cshrc
- Execute nWave
  - nWave &




Copyright (c) 2006 Novas Software, Inc.  
www.novas.com

This computer program is protected by copyright law and international treaties. Unauthorized reproduction or distribution of this program, or any portion of it, may result in severe civil and criminal penalties, and will be prosecuted to the maximum extent possible under the law.



臺灣大學

# Select output file




You can use filter here to get your signal file.



臺灣大學


# Select desired signals





臺灣大學

# Check your output waveform



inst_i [2:0]	Operation	Notes
000	Unsigned Addition	$data\_o = data\_a\_i + data\_b\_i$
001	Unsigned Subtraction	$data\_o = data\_b\_i - data\_a\_i$
010	Unsigned Multiplication	$data\_o = data\_a\_i * data\_b\_i$
011	NOT	$data\_o = \sim data\_a\_i$
100	XOR	$data\_o = data\_a\_i \oplus data\_b\_i$
101	Absolute Value	$data\_o =  data\_a\_i $
110	Subtraction & Divide by 2	$data\_o = (data\_b\_i - data\_a\_i) \gg 1$
111	Unused	Unused





臺灣大學

# Practice

- Follow the steps to check the Lab1\_alu.v yourself
- Use the nWave to see the output result



臺灣大學

# Reminder

- Be patient and careful about each step!
- References
  - [1] “鳥哥的Linux 私房菜” <http://linux.vbird.org/>
- If you have any questions, please contact...
  - [R09943018@ntu.edu.tw](mailto:R09943018@ntu.edu.tw)
  - Specify [ICDLab] before your title