

A Survey of RISC-V CPU for IoT Applications

Dr. Manoj Sharma^{ab*}, Ekansh Bhatnagar^{ac}, Kartik Puri^{ad}, Amitav Mitra^{ae}, Jatin Agarwal^{af}

^aBharati Vidyapeeth's College of Engineering, Paschim Vihar, Delhi-110063, India

^bmanoj110281@gmail.com

^cekanshbhatnagar@outlook.com

^dkartikpuri99@gmail.com

^eamitavmitra28@gmail.com

^faggarwaljatin16@gmail.com

Abstract: With rise in innovation, comes rise in cost of production and design. A major piece of this cost comes from costly licenses for locked Instruction Set Architecture. Thus, rise of RISC-V as a viable and robust ISA is crucial for low-cost applications. RISC-V is free and open-source, thus enabling CPU designs which are free of any proprietary IP. As, the demand of IoT capable hardware is increasing. Developing RISC-V based boards with capabilities tailored towards IoT application is becoming much more feasible. Though, there is extensive work done in the development of open-source CPU cores, there is lack of focus on IoT specific features. Most openly available cores either lack proper documentation or are targeted towards specialised use. This survey paper studies and summarises findings about various open-source CPUs and SOC's built with RISC-V architecture and their applications in IoT domain. It also proposes a RISC-V SoC architecture made for IoT applications. It discusses the features needed for an ideal open-source IoT node. The need for research and development in supporting specific protocols is also discussed as the future scope.

1. Introduction

IoT is bringing in a significant shift in the way people work, live, or entertain themselves. The number of IoT devices are increasing exponentially day by day in consumer as well as industrial sectors and are expected to reach worldwide projected amount of about 30.9 billion units by 2025. The data generated by these IoT devices would be enormous and hence would require a processor to efficiently process the data. Current options for developing CPUs include ARM, x86 and RISC-V, however ARM and x86 ISAs are not in public domain and require a huge licensing fee and are highly complex. This makes it hard for small organisations and individuals to develop a custom chip solely focused on IoT application (Patterson, D., and Hennessy, J. 2017).

Considering the open standard nature of the RISC-V ISA, it makes an alluring option for developing custom IoT focused chips without the barriers of entry present in ARM and x86 ISA's. RISC-V is an instruction set architecture (ISA) based on reduced instruction set principles and was started as a university project at the university of California, Berkeley in 2010. It is currently maintained by SiFive inc. that handles all repositories associated with the RISC-V ISA and its development is sustained by its open-source nature. Like x86, it supports both 32-bit and 64-bit and even 128-bit address variants however due to its impracticality in the current CPU addressing needs, the 128-bit addressing variant is not used in the mainstream development of RISC-V processors. RISC-V ISA has a frozen basic instruction set known as RV32I (For 32-bit processors). With already available specifications we can add specific instructions like Compressed (C), Floating point (P), double precision floating point (D), vector calculations (V) and many more for different applications based on requirements and design specifications. Because of its extensions-based ISA, developers with limited knowledge of computer architecture do not have to study about the RISC-V's internal architecture and focus on the real objective of the project (Gautschi, M., Schiavone, P., 2017). This paper studies the available implementations and proposes a RISC-V CPU core which would be ideal as an Internet of Things node. Its features include:

- Simple and scalable RISC-V core

- 32 GPIO pins with 4 state support.
- RV32IM Instruction set
- Support for compilation and execution of C code.

Section 2 describes existing open-source RISC-V based CPUs available. Their applications in IoT domain, their capabilities, and their drawbacks are discussed in Section 3. Section 4 then proposes a RISC-V based SoC architecture for IoT applications. Section 5 discusses the societal implications of a freely available RISC-V core for IoT. Section 6 concludes the discussions and discusses future scope of work in the field.

2. Existing Work

2.1. PicoRV

PicoRV is a CPU implemented via the RISC-V ISA that combines the RV32I (base integer), RV32M (multiplication) and RV32C (compressed) extensions (RV32IMC) and can also be configured to work with RV32E, RV32IM, RV32IC and RV32IMC combinations. It is meant to be a co-processor to a FPGA or ASIC but can also be used as a standalone CPU core. The core comes with the following bus configurations:

- picorv32 with a simple bus multiplexer interface.
- picorv32 axi with a AXI4-lite interface
- picorv32 wb with a wishbone master interface
- picorv32 pcpi-mul that implements multiplication instructions and supports addition of custom instructions

The base PicoRV32 CPU has the following specifications:

- Support for RV32IMC instruction sets
- 32KB RAM.
- Parametric design for enabling or disabling select CPU features.
- A selection of memory interfaces (mux, AXI4).

The CPU has been implemented on several FPGAs (Xilinx Kintex and Virtex series) and uses a maximum of 2019 LUTs for the CPU and 88 LUTs for the memory and it can run at clock speeds of up to 769 MHz. This makes PicoRV32 highly customizable and favourable for implementing custom CPUs and it is even the base for a major part of

2.2. MicroRV

The core interacts with the other peripherals through an interface defined by an address, a command, and data. A valid ready handshake bus interface is chosen by them in which the bus master (the CPU core) interacts with peripherals by asserting a valid signal to notify the bus slaves (the other peripherals) that there is a payload on the bus. On the top level the peripherals are addressed mapped and hence depending on the memory address the transaction packet is then routed to their respective peripheral. The peripherals then respond back to the transaction request after one clock cycle. If the peripheral doesn't respond back within one clock cycle the CPU would be stalled.

2.3. RavenSoC

As shown in figure 1, Raven SoC also provides a plethora of I/O capabilities. It has a very useful GPIO bank (16 pins) which can provide

The diagram illustrates the internal architecture of the PicoRV32 CPU. Key components include:

- Input/Output Pads:** ADC0_pads, ADC1_pads, ADC_low_pads, ADC_high_pads, ana_out_pads, comp_in_pads, comp_inp_pads, prog_power, prog_ground, prog_trap_level, spi_rst_trypass_level, spi_rst_level, spi_mask_rev_level, spi_prot_id_level, spi_mfgr_id_level, spi_rst_level, spi_ena_level, spi_clk_level, spi_convert_level, spi_done_level, spi_data_level, spi_reg_ena_level, spi_vtx_ena_level, spi_config_level, spi_config_zen0, sck_core_level, ground_digital, flash_clk_buf, flash_chp_buf, flash_io_buf_1, flash_io_buf_2, flash_io_buf_3, spi_slave, raven_spi, pil_vco_ena_level, pil_cp_ena_level, pil_trim_level, pil_bias_ena_level, gpio_buf[0:15].
- Internal Blocks:** PicoRV32 CPU (no child models), xfer, spimmio, RAVEN SOC, simpleuart (no child models), raven_soc_regs (no child models), xtb_mam (XSPRAM_1024X32_MBP (no child models)), adc0_input_mux, comp_ninput_mux, analog_out_mux, adc1_input_mux, comp_pinput_mux, reg_ena_inv, por_level, por_level, regulator, opamp_ena_level, opamp_bias_level, opamp_bias, temp_level, temp, pil.
- Connections:** The PicoRV32 CPU is connected to the xfer and spimmio blocks. The RAVEN SOC is connected to the simpleuart and raven_soc_regs blocks. The xtb_mam block is connected to the adc0_input_mux, comp_ninput_mux, and analog_out_mux blocks. The adc1_input_mux and comp_pinput_mux blocks are connected to the reg_ena_inv, por_level, and por_level blocks. The regulator, opamp_ena_level, opamp_bias_level, and opamp_bias blocks are connected to the temp_level and temp blocks. The pil block is connected to the spi_ena_level, spi_clk_level, spi_convert_level, spi_done_level, spi_data_level, spi_reg_ena_level, spi_vtx_ena_level, spi_config_level, spi_config_zen0, sck_core_level, ground_digital, flash_clk_buf, flash_chp_buf, flash_io_buf_1, flash_io_buf_2, flash_io_buf_3, spi_slave, raven_spi, pil_vco_ena_level, pil_cp_ena_level, pil_trim_level, pil_bias_ena_level, and gpio_buf[0:15] blocks.

Figure 1: Raven SoC Block Diagram

2.4. Ultraembedded RISC-V

- **Instruction Fetch:** This stage reads the next instruction using the address returned by Program Counter and feeds it to the next stage.
- **Instruction Decode:** This stage decodes the incoming instruction and updates the necessary signals for the upcoming stages.

- **Execute:** This stage executes the instruction and produces a result from the ALU unit inside it.
- **Memory:** This stage is used for memory read/write operations.
- **Writeback:** This stage writes the results into the register file of the CPU core.

The core also supports instructions/data cache, bus interfaces like AXI and TCMs (Tightly Coupled Memory). The core is designed to be able to boot a basic open-source operating system (stock Linux 5.0.0-rc8 in this case) efficiently.

3. Discussion

As discussed in the above sections, each implementation is unique and optimized for different objectives. When studied for the purpose of IoT applications, following is the comparison of features of each implementation.

Table 1: Comparison of the studied SoCs

Implementation	PicoRV	MicroRV	RavenSOC	Ultraembedded RISC-V
Memory	32KB	32KB	32KB	64KB
Bus Interface	MUX, AXI, Wishbone	MUX	AXI	AXI
Instruction Set	RV32IMC	RV32I	RV32IMC	RV32IMCsr
Pipelining	None	None	None	6-7 Stage
Peripheral	SPI, GPIO, UART	GPIO, UART	SPI, GPIO	None
FPGA Implementation	Xilinx Kintex Series, Xilinx Artix Series	Lattice HX8K	ASIC	Xilinx Artix 7
Operating Frequency	714 MHz	28.61 MHz	100 MHz	>50 MHz

Table 2: Achievements and Drawback of the studied SoCs

Implementations	Achievements	Drawbacks
PicoRV32	Can run C code, Support for multiple bus configurations such as AXI4 and MUX	Insufficient Documentation
MicroRV	Supports bare metal applications and FreeRTOS	No SPI flash memory, No proper documentation
RavenSOC	Fully implemented ASIC, includes ADCs, DACs, and temperature alarm	Insufficient Documentation
Ultraembedded RISC-V	Can boot Linux, Has cache and TCM options	No peripherals for interfacing

For a hardware design to be IoT friendly, it must have few of these features:

- Low-power usage

- Small Size
- Support for High-Level Languages (C/C++)
- Interface with standard sensors
- Support for simple network interfaces

Many ARM implementations already exist for such IoT application, but as discussed previously these implementations require costly licensing fees to modify and develop. But increasing support for RISC-V architecture, which the completion for GNU/Linux libraries for RISC-V assisted, has allowed design of complete RISC-V systems for specific IoT needs.

PicoRV (Section 2.1) though provides a basic design for a general-purpose low power CPU, it lacks interfacing for sensors. Also, its support of only RV32IMC extensions could also be improved for specific tasks such as cryptography support, which is sometimes essential for IoT uses (Efabless, 2021). Also, many IoT devices are nowadays used to pre-process the data from the sensors. Thus, adding support for DSP extensions can also be useful, as seen in Gautschi et al. (Ultraembedded,2020).

An ideal IoT centric hardware must balance the size and features of the implementation. Also, a major concern is the power usage as well. While studying the implementations in Section 2, these parameters were studied.

Though most of the implementations are very robust for general purpose use, many lack these IoT specific features. Also, the design methodology was selected with keeping in mind the needs of a general-purpose CPU. This means added complexity where cuts could be made to decrease power usage. The following section proposes our implementation for said architecture.

4. Proposed RISV-V System Architecture

Our Implementation of a SOC based RISC-V ISA focuses on IOT interfacing with sensors and devices via protocols like UART and GPIO serial communication peripherals. The SOC consists of a modular structure with each block communicating with the CPU via a bus multiplexer. The SOC can run C code with compilation through the GNU RISC-V toolchain and a custom compilation process. The GNU RISC-V toolchain makes use of several utilities to translate the input C language code into the final hexadecimal file which is fed to the memory.

- The gcc utility compiles the input C code and create an assembly file (.s format).
- The assembly file is further worked upon using bash scripting and sent to the assembler which return a .out file.
- The .out file acts as an input for the linker to create .elf file which is utilised by the objcopy utility to finally create a .hex file.
- At the end this .hex file is loaded into the program memory which is then fetched by the preprocessor and perform the necessary instruction.

Features of the SOC:

- Support for RV32IM instruction set
- 32KB Memory block
- 32 32-bit GPIO pins
- UART
- Bus multiplexer

- Dedicated timer block for clocks provided to each block
- Capable of running C code

More blocks can be added via interfacing them to the bus multiplexer.

5. Societal Implication

The IoT is the next technological revolution we are going to witness soon. But the overall induction of this technology still has some challenges (Sinha, B.B et al. 2022). These challenges include but are not limited to following:

- Final implementation costs
- Region Specific changes in need and feature set.
- Development Costs

Developing an open-source processors for such application can solve many of these problems. Development costs can be kept low by using open ISAs like RISC-V as they do not entail any licensing costs. Also, the flexibility of RISC-V ISA enables us to make region specific changes to the feature set. An urban node might need better bandwidth and data storage, whereas a rural node might need error correcting and overall stability. Different applications might also have different interface needs. This all can be accomplished using a modular approach to SoC designing and conditional gating of not used modules.

Rural areas in developing countries like India, have specific needs. The cost of the device will decide the bar for availability in such areas. Thus, keeping the costs low must be the most important factor while designing for such applications. Availability of IoT hardware which is both powerful and cost-effective could lead to a revolution in internet space for the rural areas. This could help in increase of yields and income and could provide a healthy boom to agriculture and related activities.

6. Conclusion and Future Scope

Internet of Things is a highly dynamic field, having advancements almost daily. With these advancements the need for the hardware also keeps evolving. Thus, to keep up with the times, open-source hardware designs need to be updated regularly. An implementation which will provide a complete solution for needs of a common IoT node could be very successful. The proposed designs strive to tread that balance of area and complexity intelligently. The nature of the field demands continuous improvements. Following suggestions can be made during the future implementations. The CPU core and the SOC can be verified using a

complete verification environment using UVM tools. Since the current implementation of the proposed design does not feature any graphical interface to interact with the SOC, a video controller like VGA, HDMI can be incorporated in the design. Cryptography (for security purposes) and Digital Signal Processing is extensively used in IoT devices nowadays, therefore separate extensions for them would result in elevated processing speeds. Efficient pipeline algorithms play a big role when it comes to processor design. An efficient pipe lining mechanism would prove to be highly constructive for the core's processing speeds at the cost of extra hardware as long as it meets the minimum design requirements.

REFERENCES

- Patterson, D., and Hennessy, J. 2017. . Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Morgan Kaufmann Publishers Inc..
- Gautschi, M., Schiavone, P., Traber, A., Loi, I., Pullini, A., Rossi, D., Flamand, E., Gürkaynak, F., and Benini, L. 2017. Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 25(10), p.2700–2713.
- Miura, J., Miyazaki, H., and Kise, K. 2020. A portable and Linux capable RISC-V computer system in Verilog HDL. *arXiv preprint arXiv:2002.03576*.
- Ahmadi-Pour, S., Herdt, V., and Drechsler, R. 2021. MircoRV32: an open source RISC-V cross-level platform for education and research. In *Proceedings of the Workshop on Design Automation for CPS and IoT* (pp. 30–35).
- Tan, Z., Zhang, L., Patterson, D., and Li, Y. 2020. PicoRio: An open-source, RISC-V small-board computer to elevate the RISC-V software ecosystem. *Tsinghua Science and Technology*, 26(3), p.384–386.
- Waterman, A., Lee, Y., Patterson, D., and Asanovic, K. 2011. The risc-v instruction set manual, volume i: Base user-level isa. *EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62*, 116.
- Sadeeq, M., Zeebaree, S., Qashi, R., Ahmed, S., and Jacksi, K. 2018. Internet of Things security: a survey. In *2018 International Conference on Advanced Science and Engineering (ICOASE)* (pp. 162–166).
- YosysHQ. YosysHQ/picorv32: PicoRV32 - A Size-Optimized RISC-V CPU. Efabless. *efabless/raven-picorv32: Silicon-validated SoC implementation of the PicoSoc/PicoRV32*.
- Ultraembedded. *ultraembedded/riscv: RISC-V CPU Core (RV32IM)*.
- Sinha, B.B. and Dhanalakshmi, R., 2022. Recent advancements and challenges of Internet of Things in smart agriculture: A survey. *Future Generation Computer Systems*, 126, pp.169-184.