


See also the Online-Recording:
<http://www.hlrs.de/training/par-prog-ws/2014-nlp>




Case study: OpenMP-parallel sparse matrix-vector multiplication


**A simple (but sometimes not-so-simple)
example for bandwidth-bound code and
saturation effects in memory**

Sparse matrix-vector multiply (spMVM)




- Key ingredient in some matrix diagonalization algorithms
 - Lanczos, Davidson, Jacobi-Davidson
- Store only N_{nz} nonzero elements of matrix and RHS, LHS vectors with N_r (number of matrix rows) entries
- “Sparse”: $N_{nz} \sim N_r$





- **val[]** stores all the nonzeros (length N_{nz})
- **col_idx[]** stores the column index of each nonzero (length N_{nz})
- **row_ptr[]** stores the starting index of each new row in **val[]** (length: N_r)



- **Strongly memory-bound for large data sets**


- Streaming, with partially indirect access:

```
!$OMP parallel do
do i = 1, Nr
  do j = row_ptr(i), row_ptr(i+1) - 1
    c(i) = c(i) + val(j) * b(col_idx(j))
  enddo
enddo
!$OMP end parallel do
```

- Usually many spMVMs required to solve a problem

- **Following slides: Performance data on one 24-core AMD Magny Cours node**

- **Data storage format is crucial for performance properties**
 - Most useful general format: Compressed Row Storage (**CRS**)
 - SpMVM is **easily parallelizable** in shared and distributed memory
- **For large problems, spMVM is inevitably memory-bound**
 - **Intra-LD saturation effect** on modern multicores
- **MPI-parallel spMVM is often communication-bound**
 - See later part for what we can do about this...



Application: Sparse matrix-vector multiply


Strong scaling on one XE6 Magny-Cours node



■ Case 1: Large matrix



Intrasocket
bandwidth
bottleneck



Application: Sparse matrix-vector multiply


Strong scaling on one XE6 Magny-Cours node



■ Case 2: Medium size




Intrasocket
bandwidth
bottleneck





■ Case 3: Small size



No bandwidth bottleneck



- If the problem is “large”, bandwidth saturation on the socket is a reality
 - → There are “spare cores”
 - Very common performance pattern
- **What to do with spare cores?**
 - Let them idle → saves energy with minor loss in time to solution
 - Use them for other tasks, such as MPI communication
- **Can we predict the saturated performance?**
 - Bandwidth-based performance modeling!
 - What is the significance of the indirect access? Can it be modeled?
- **Can we predict the saturation point?**
 - ... and why is this important?





- **Sparse MVM in double precision w/ CRS data storage:**

```
do i = 1, Nr
  do j = row_ptr(i), row_ptr(i+1) - 1
    C(i) = C(i) + val(j) * B[col_idx(j)]
  enddo
enddo
```

- **DP CRS comp. intensity**

$$I_{CRS}^{DP} = \frac{2}{8 + 4 + 8\alpha + 16/N_{nzs}} \frac{\text{flops}}{\text{byte}}$$

- α quantifies traffic for loading RHS
 - $\alpha = 0 \rightarrow$ RHS is in cache
 - $\alpha = 1/N_{nzs} \rightarrow$ RHS loaded once
 - $\alpha = 1 \rightarrow$ no cache
 - $\alpha > 1 \rightarrow$ Houston, we have a problem!
- “Expected” performance = $b_s \times I_{CRS}$
- Determine α by measuring performance and actual memory traffic
 - Maximum memory BW may not be achieved with spMVM

$$I_{CRS}^{DP} = \frac{2}{8 + 4 + 8\alpha + 16/N_{nzs}} \frac{\text{flops}}{\text{byte}} = \frac{N_{nz} \cdot 2 \text{ flops}}{V_{meas}}$$

- V_{meas} is the measured overall memory data traffic (using, e.g., `likwid-perfctr`)

- Solve for α :


$$\alpha = \frac{1}{4} \left(\frac{V_{meas}}{N_{nz} \cdot 2 \text{ bytes}} - 6 - \frac{8}{N_{nzs}} \right)$$

- Example: `kkt_power` matrix from the UoF collection on one Intel SNB socket

- $N_{nz} = 14.6 \cdot 10^6, N_{nzs} = 7.1$
- $V_{meas} \approx 258 \text{ MB}$
- $\rightarrow \alpha = 0.43, \alpha N_{nzs} = 3.1$
- \rightarrow RHS is loaded 3.1 times from memory
- and:

$$\frac{I_{CRS}^{DP}(1/N_{nzs})}{I_{CRS}^{DP}(\alpha)} = 1.15$$

15% extra traffic \rightarrow
optimization potential!






- **Conclusion**

- The roofline model does not work 100% for spMVM due to the RHS traffic uncertainties
- We have “turned the model around” and measured the actual memory traffic to determine the RHS overhead
- Result indicates:
 1. how much actual traffic the RHS generates
 2. how efficient the RHS access is (compare BW with max. BW)
 3. how much optimization potential we have with matrix reordering

- **Consequence: If the model does not work, we learn something!**

... on the example of spMVM with kkt_power matrix






A word on sparse matrix storage formats

CRS

Sliced ELLPACK

SELL-C- σ

Sparse Matrix Format Jungle






- **Compute clusters are getting more and more heterogeneous**
 - **A special format per compute architecture**
 1. hampers runtime exchange of matrix data
 2. complicates library interfaces
 - **CRS (CPU standard format) may be problematic (cf. next slide)**
 - Vectorization along matrix rows
 - Bad utilization for short rows and wide SIMD units (Intel MIC: 512 bit)
- ➔ **We want to have a unified, SIMD-friendly, and high-performance sparse matrix storage format.**

Compressed Row Storage (CRS)



- Standard format for CPUs



- Entries and column indices stored row-wise


```
unsigned int i, j;
double tmp;

#pragma omp parallel for schedule(runtime) private (tmp1, tmp2, j)
for (i=0; i<nrows; i++){
    tmp1 = 0.0;
    tmp2 = 0.0;
    for (j=rpt[i]; j<rpt[i+1]; j=j+2){
        tmp1 += val[j] * rhs[col[j]];
        tmp2 += val[j+1] * rhs[col[j+1]];
    }
    lhs[i] += tmp1+tmp2;
}
```

← SSE vectorization

- **Potential problem: Long vector registers on modern CPUs (e.g., 512 bit on Xeon Phi)**
 - 512 bit → 8 doubles or 16 integers in a single vector
 - j-loop:16-way unrolling → problem for short rows

- Well-known sparse matrix format for GPUs



- Entries and column indices stored column-wise in chunks
- One parameter:
 - C: Chunk height

Potential problem:

Depending on the variation in the row length, a more or less significant amount of zeros will be loaded and processed, quantified by β („chunk occupancy“):

$$\beta = \frac{N_{\text{nz}}}{\sum_{i=0}^{N_c} C \cdot \text{cl}[i]}$$

C..... chunk height
N_c..... number of chunks
cl[k]..... max. row length in
 k-th chunk


$$1/C \leq \beta \leq 1$$

$\beta = 1/C \rightarrow$ maximum overhead
 $\beta = 1 \rightarrow$ no overhead at all
(row length is constant in a chunk)

Minimizing the storage overhead \rightarrow SELL-C- σ



- Sort rows within a range σ to minimize the overhead
 - σ should not be too large in order to not worsen the RHS vector access pattern




- Two parameters:
 1. C: Chunk height
 2. σ : Sorting scope


Choosing the Sorting Scope σ




- The larger the sorting scope, the lower the storage overhead
- But what happens if the sorting scope gets too large?



Using a unified storage format comes with little performance penalty in the worst case and up to a 3x performance gain in the best case for a wide range of test matrices.






Case study: A 3D Jacobi smoother

The basics in two dimensions

Layer conditions

Validating the model

Optimization by spatial blocking



Case study: A 3D Jacobi smoother

The basics in two dimensions

Layer conditions

Validating the model

Optimization by spatial blocking

Intel® Xeon® Processor E5-2690 v2

10 cores@3 GHz

L3 CacheSize = 25 MB

Memory Bandwidth = 48 GB/s

- Stencil schemes frequently occur in PDE solvers on regular lattice structures
- Basically it is a sparse matrix vector multiply (**spMVM**) embedded in an iterative scheme (outer loop)
- but the **regular access structure** allows for **matrix free coding**

```
do iter = 1, maxit
```

```
    Perform sweep over regular grid:  $y \leftarrow x$ 
```

```
    Swap  $y \leftrightarrow x$ 
```

```
enddo
```

- **Complexity of implementation and performance depends on**
 - stencil operator, e.g. Jacobi-type, Gauss-Seidel-type,...
 - spatial extent, e.g. 7-pt or 25-pt in 3D,...


Jacobi-type 5-pt stencil in 2D



sweep

```
do k=1,kmax
  do j=1,jmax
    y(j,k) = const * ( x(j-1,k) + x(j+1,k) &
                      + x(j,k-1) + x(j,k+1) )
  enddo
enddo
```


Lattice
Update
(LUP)



Appropriate performance metric: “**Lattice Updates per second**” [LUP/s]

(here: Multiply by 4 FLOP/LUP to get FLOP/s rate)


Jacobi 5-pt stencil in 2D: data transfer analysis



Naive balance (incl. write allocate):

$x(:, :) : 3 \text{ LD} +$
 $y(:, :) : 1 \text{ ST} + 1 \text{ LD}$

$B_c = 40 B / \text{LUP}$ (assuming double precision)



Case study: **A 3D Jacobi smoother**

The basics in two dimensions



Layer conditions

Validating the model



Optimization by spatial blocking

Worst case: Cache not large enough to hold 3 layers of grid
(assume „Least recently used“ replacement strategy)


cached




Worst case: Cache not large enough to hold 3 layers of grid
(+assume „Least recently used“ replacement strategy)




Reduce inner (j)
loop dimension
successively




$x(0:j_{\max 1}+1, 0:k_{\max}+1)$



Best case: 3
“layers” of grid fit
into the cache!



$x(0:j_{\max 2}+1, 0:k_{\max}+1)$



```
do k=1,kmax
  do j=1,jmax
    y(j,k) = const * (x(j-1,k) + x(j+1,k) &
                      + x(j,k-1) + x(j,k+1) )
  enddo
enddo
```

$$3 * j_{\max} * 8B < \text{CacheSize}/2$$

“Layer condition”


3 rows of
 j_{\max}

double
precision


Safety margin
(Rule of thumb)

Layer condition:

- No impact of outer loop length (k_{\max})
- No strict guideline (cache associativity – data traffic for y not included)
- Need to be adapted for other stencils, e.g. 3D 7-pt stencil




2D:



Towards 3D understanding

- Picture can be considered as 2D cut of 3D domain for (new) fixed **i**-coordinate:

$$x(0:j_{\max}+1, 0:k_{\max}+1) \rightarrow x(\mathbf{i}, 0:j_{\max}+1, 0:k_{\max}+1)$$



- $x(0:i_{\max}+1, 0:j_{\max}+1, 0:k_{\max}+1)$ – Assume **i-direction** contiguous in main memory (Fortran notation)
- Stay at 2D picture and consider **one cell of j-k plane** as a contiguous row of elements in **i-direction**: $x(0:i_{\max}, j, k)$

Layer condition: From 2D 5-pt to 3D 7-pt Jacobi-type stencil



$$3 * jmax * 8B < CacheSize/2$$

```
do k=1,kmax
  do j=1,jmax
    y(j,k) = const * (x(j-1,k) + x(j+1,k) &
                      + x(j,k-1) + x(j,k+1) )
  enddo
enddo
```

$$B_c = 24 B / LUP$$

```
do k=1,kmax
  do j=1,jmax
    do i=1,imax
      y(i,j,k) = const * (x(i-1,j,k) + x(i+1,j,k)
                        + x(i,j-1,k) + x(i,j+1,k) &
                        + x(i,j,k-1) + x(i,j,k+1) )
    enddo
  enddo
enddo
```

$$3 * jmax * imax * 8B < CacheSize/2$$

$$B_c = 24 B / LUP$$

3D 7-pt Jacobi stencil (sequential)



“Layer condition”

$$3*j_{\max}*i_{\max}*8B < CS/2$$

“Layer condition” OK →

5 accesses to $x()$ served by cache

do k=1, kmax

do j=1, jmax

do i=1, imax

$y(i, j, k) = \text{const.} * (x(i-1, j, k) + x(i+1, j, k) + x(i, j-1, k) + x(i, j+1, k) + x(i, j, k-1) + x(i, j, k+1))$

enddo

enddo

enddo

Question:

Does parallelization/multi-threading change the layer condition?

```
!$OMP PARALLEL DO SCHEDULE(STATIC)
```

```
do k=1,kmax
```

```
do j=1,jmax
```

```
do i=1,imax
```

```
    y(i,j,k) = 1/6. * (x(i-1,j,k)      +x(i+1,j,k) &  
                      + x(i,j-1,k)      +x(i,j+1,k)  
                      + x(i,j,k-1)      +x(i,j,k+1) )
```

```
    enddo
```

```
enddo
```

```
enddo
```

Equal chunks in k-direction

→ Layer condition for each thread

$$\text{nthreads} * 3 * j_{\text{max}} * i_{\text{max}} * 8B < CS/2$$

Layer condition (cubic domain; CS = 25 MB)

1 thread: $i_{\text{max}}=j_{\text{max}} < 720 \rightarrow$ 10 threads: $i_{\text{max}}=j_{\text{max}} < 230$



Layer condition OK: $nthreads * 3 * jmax * imax * 8B < CS/2$

```
!$OMP PARALLEL DO SCHEDULE (STATIC)
```

```
do k=1,kmax
```

```
  do j=1,jmax
```

```
    do i=1,imax
```

```
      y(i,j,k) = 1/6. * (x(i-1,j,k)    +x(i+1,j,k) &
                        + x(i,j-1,k)    +x(i,j+1,k) &
                        + x(i,j,k-1)    +x(i,j,k+1) )
```

```
    enddo
```

```
  enddo
```

```
enddo
```

$$B_C = 24 B / LUP$$

Roofline model:

$$P = b_S / B_C$$


Intel® Xeon® Processor E5-2690 v2

10 cores@3 GHz

CS = 25 MB (L3)

b_S = 48 GB/s

$$\rightarrow P = 2000 \text{ MLUP/s}$$



Case study: **A 3D Jacobi smoother**


The basics in two dimensions

Layer conditions

Validating the model

Optimization by spatial blocking

3D OpenMP Jacobi Stencil – model validation



Jacobi Stencil – violated layer condition



Layer condition not OK: $\text{nthreads} * 3 * j_{\text{max}} * i_{\text{max}} * 8B > CS/2$


```
!$OMP PARALLEL DO SCHEDULE (STATIC)
do k=1,kmax
  do j=1,jmax
    do i=1,imax
      y(i,j,k) = 1/6.      * (x(i-1,j,k)      +x(i+1,j,k) &
                          + x(i,j-1,k)      +x(i,j+1,k)
                          + x(i,j,k-1)      +x(i,j,k+1) )
    enddo
  enddo
enddo
```


But assume: $\text{nthreads} * 3 * i_{\text{max}} * 8B < CS/2$

(8+8) B/LUP for **y()** (ST+WA)
+ 8 B/LUP for **x(i,j,k+1)**
+ 8 B/LUP for **x(i,j+1,k)**
+ 8 B/LUP for **x(i,j,k-1)**
→ $B_c = 40 \text{ B/LUP}$

Roofline: $P = 1200 \text{ MLUP/s}$

3D OpenMP Jacobi Stencil – model validation





Case study: **A 3D Jacobi smoother**

The basics in two dimensions

Layer conditions

Validating the model


Optimization by spatial blocking

Enforcing the layer condition by blocking




Split up
domain into
subblocks.

e.g. block
size = 5



Enforcing the layer condition by blocking



Jacobi Stencil – simple spatial blocking



```
do jb=1,jmax,jblock ! Assume jmax is multiple of jblock
```

```
!$OMP PARALLEL DO SCHEDULE(STATIC)
```

```
do k=1,kmax
```

```
do j=jb,(jb+jblock-1) ! Loop length jblock
```

```
do i=1,imax
```

```
  y(i,j,k) = 1/6. * (x(i-1,j,k) +x(i+1,j,k) &  
                    + x(i,j-1,k) +x(i,j+1,k)  
                    + x(i,j,k-1) +x(i,j,k+1))
```

```
enddo
```

```
enddo
```

```
enddo
```

```
enddo
```

Layer condition (j-Blocking)

$$nthreads * 3 * jblock * imax * 8B < CS / 2$$


Ensure layer condition by choosing **jblock** appropriately (Cubic Domains):

$$jblock < CS / (imax * nthreads * 48B)$$

Test system: Intel® Xeon® Processor E5-2690 v2 (10 cores / 3 GHz)

$$b_S = 48 \text{ GB/s}, \quad CS = 25 \text{ MB (L3)} \rightarrow P = b_S / B_C = 2000 \text{ MLUP/s}$$

Jacobi Stencil – simple spatial blocking





- We have **made sense** of the memory-bound **performance** vs. **problem size**
 - “Layer conditions” lead to **predictions of code balance**
 - Achievable memory bandwidth is input parameter
- **“What part of the data comes from where”** is a crucial question
- The model works only if the **bandwidth is “saturated”**
 - In-cache modeling is more involved
- **Avoiding slow data paths == re-establishing the most favorable layer condition**
- Improved code showed the **speedup predicted** by the model
- Optimal **blocking factor can be estimated**
 - Be guided by the cache size the **layer condition**
 - No need for exhaustive scan of “optimization space”