## DCS Lab4

**Sequential Circuit** 

## Sequential Circuit

• Different from combinational circuit, sequential circuit will synthesize registers which can store previous data.

```
always @ (posedge clk or negedge rst_n) begin
    if(!rst_n)
        a <= 0;
    else
        a <= a + 1;
end

assign a = a + 1;

always @ (*) begin
    a = a + 1;
end


always @ (*) begin
    if(a > b) a = b;
    else a = a;
end

— Combinational circuit
```

#### Waveform Difference

Combinational Circuit


```
always@(*)begin
    if(in_valid) out_data = in_data;
    else out_data = 0;
end
assign out_data = (in_valid) ? in_data : 0;
```



#### Waveform Difference

Sequential Circuit

```
always@(posedge clk or negedge rst_n)begin
   if(!rst_n)
       out_data <= 0;
   else begin
       if(in_valid) out_data <= in_data;
       else out_data <= 0;
   end
end</pre>
```




# Image Subtract

- Residual Image
- Show objects in the image (image background)



# Image Subtract




# Seq.sv

| Input Signal | Bit Width | Definition                                     |
|--------------|-----------|--|
| clk          | 1         | Clock  |
| rst_n        | 1         | Asynchronous active-low reset                  |
| in_valid     | 1         | High when input is valid                       |
| in_image     | 4         | Pixel values of two images (Raster Scan Order) |

| Output Signal | Bit Width | Definition  |
|---------------|-----------|---|
| out_valid     | 1         | High when output is valid                                     |
| out_diff      | 4         | Pixel values of difference => img1 - img2 (Raster Scan Order) |

## Raster Scan Order




# Spec of 01\_RTL

- for\_loop is forbidden
- All output should be reset after the reset signal is asserted
- The out\_valid should not be raised when in\_valid is high.
- When out valid is low, all output should be reset to 0
- The out\_valid should be high within 100 cycles after in\_valid pull low
- Cannot name your registers or wires with those words, such as \*error\*,
   \*congratulation\*, \*latch\* or \*fail\*, which will cause demo fail


## Spec of 02\_SYN & 03\_GATE

- The synthesis result (syn.log) cannot include any error and latch
- The slack in the end of timing report should be non-negative and MET
- 03\_GATE simulation need pass and without timing violation warning


## Waveform



## Waveform



## Waveform



#### Command

- tar -xvf ~dcsta01/Lab04.tar
- 02\_SYN need
  - No Latch
  - No error
  - No timing violation (MET)
- 03\_GATE
  - Simulation need pass and no timing violation

DEMO1: 3/21 17:30:00

DEMO2: 3/22 23:59:59