


## 2024 DCS Lab10

Clock Domain Crossing(CDC)


# Clock Domain Crossing (CDC)

- CDC: When the data launched and captured by different (asynchronous) clock domain, this case is called Clock Domain Crossing.
- Consider two clocks, clk1 and clk2, with periods 13 and 10 respectively.




# Metastability

- The unstable status due to non-ideal data transition is called metastability.
- To avoid this phenomenon, we have to ensure that data should be stable during setup/hold timing check.
- However, CDC designs will inevitably face this problem.



# Solution: A Brute-Force Synchronizer




細節請參考: 上課講義 Lecture 12

## Convergence issue

• 在傳送multi-bit時無法保證每個bit都同時抵達


**Convergence (Same Source Signal)** 



Source: 2023 Fall iclab Lec07 (Jasper\_CDC\_introduction\_lhlai)

# Handshake synchronizer


- Request-acknowledge protocol
- High latency



Source: 2023 Fall iclab Lec07 (Jasper\_CDC\_introduction\_lhlai)

#### Glitch on CDC Path

• 只讓DFF的output通過synchronizer,中間不要經過combinational運算, 否則可能有glitch




Source: 2023 Fall iclab Lec07 (Jasper\_CDC\_introduction\_lhlai)

## Design

- clk\_1 = 14.1ns, clk\_2 = 2.5ns
- Input在clk\_1 domain傳送
  - 包含1 bit control signal (in\_valid)和8 bit data signal (data\_in)
- 將這8 bit的data經由Handshake synchronizer傳送到clk\_2 domain
- 在clk\_2 domain接受Handshake synchronizer傳過來的資料並計算輸出
  - 計算data[7:4] + data[3:0]並輸出

# Block diagram



## CDC.sv

#### Design and PATTERN

Input signal	Bit width	Definition
clk_1	1	clk_1 domain 14.1ns
clk_2	1	clk_2 domain 2.5ns
rst_n	1	Asynchronous active-low reset
in_valid	1	在clk_1 domain,此訊號拉起時給in_data
in_data	8	在clk_1 domain,當in_valid為1時,給予一筆資料

Output signal	Bit width	Definition
out_valid	1	在clk_2 domain,當out_valid為1時檢查out_data,必須為一個cycle,不能多也不能少必須在300個clk_2 cycle內拉起out_valid
out_data	5	在clk_2 domain,輸出in_data[7:4] + in_data[3:0]的結果

### CDC.sv


#### Design and Handshake\_syn.sv

Output signal	Bit width	Definition
sclk	1	Source clock (clk_1)
dclk	1	Destination clock (clk_2)
rst_n	1	Asynchronous active-low reset
sready	1	當design傳送資料(din)給synchronizer時拉起 (類似給in_valid)
din	8	要給synchronizer的資料 (PATTERN給的8 bit data)
dbusy	1	告訴synchronizer現在design是否可以接收來自synchronizer的資料 (hint: 這次Lab可以直接設成0會比較簡單)

Input signal	Bit width	Definition
sidle	1	告訴design現在synchronizer是否可以接受來自design的資料
dvalid	1	Synchronizer告訴design現在的資料是合法的 (類似給in_valid)
dout	8	Synchronizer的資料輸出,由design接收後計算

### Reference FSM


• clk\_1 domain



State	description
S_wait_input	等待PATTERN的in_valid及in_data
S_wait_sync_idle	等待Handshake synchronizer的sidle為1
S_send_data	將in_data的資料送給synchronizer

### Reference FSM

clk\_2 domain




State	description
S_wait_sync_high	等待synchronizer的dvalid及dout (dvalid為1時, dout才是有效的資料)
S_out	計算並輸出dout [7:4]+dout[3:0]
S_wait_sync_low	等待synchronizer的dvalid變low (dvalid會持續為high直到dack拉為0)

### Spec


- 請勿更改Handshake\_syn.sv及NDFF\_syn.sv,僅須完成CDC.sv即可
- 請使用Handshake\_syn完成這次Lab
- 所有output必須非同步準位reset
- 01\_RTL必須PASS
- 02\_SYN不能有error跟latch
- 02\_SYN timing slack必須為MET
- 03\_GATE必須PASS且沒有timing violation

### Waveform

Design and PATTERN



### Waveform



Stage	Description
1	din送一筆data給synchronizer
2	sreq拉為1
3	數個clk_2 cycle後dreq拉為1
4	下個clk_2 cycle後dack拉為1
5	數個clk_1 cycle後sack拉為1

Stage	Description
6	下個clk_1 cycle後sreq拉為0
7	數個clk_2 cycle後dreq拉為0
8	下個clk_2 cycle後dack拉為0
9	數個clk_1 cycle後sack拉為0

## Note for 01\_RTL

· 如果跑01\_run看到這個紅色的提示不用慌張,只是include檔案而已

```
18:49 dcs177@ee22[~/Lab10/01 RTL]$ ./01 run
irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
ncvlog: *W,NOTIND: unable to access -INCDIR /usr/synthesis/dw/sim ver (No such file or directory)
file: TESTBED.sv
 ifdef RTL
ncvlog: *W,NONPRT (PATTERN.sv,1|0): non-printable character (0xef) ignored.
 (`include file: PATTERN.sv line 1, file: TESTBED.sv line 2)
ncvlog: *W,NONPRT (PATTERN.sv,1|1): non-printable character (0xbb) ignored. (`include file: PATTERN.sv line 1, file: TESTBED.sv line 2)
ncvlog: *W,NONPRT (PATTERN.sv,1|2): non-printable character (0xbf) ignored.
 include file: PATTERN.sv line 1, file: TESTBED.sv line 2)
        module worklib.NDFF syn:v
               errors: 0, warnings: 0
        module worklib.Handshake syn:v
        module worklib.CDC:sv
                errors: 0, warnings: 0
        module worklib.PATTERN:sv
                errors: 0, warnings: 0
module NDFF_syn(D, Q, clk, rst_n);
ncvlog: *W,RECOME (./NDFF_syn.v,2|14): recompiling design unit worklib.NDFF syn:v.
        First compiled from line 2 of NDFF_syn.v.
   include file: ./NDFF syn.v line 2, `include file: ./Handshake syn.v line 2, `include file: ./CDC.sv line 2, file: TESTBED.sv line 5)
module Handshake syn #(parameter WIDTH=8) (
ncvlog: *W,RECOME (./Handshake_syn.v,3|19): recompiling design unit worklib.Handshake_syn:v.
First compiled from line 3 of Handshake_syn.v.
        de file: ./Handshake_syn.v line 3, `inclūde file: ./CDC.sv line 2, file: TESTBED.sv line 5)
ncvlog: *W,RECOME (./CDC.sv,4|9): recompiling design unit worklib.CDC:sv.
        First compiled from line 4 of CDC.sv.
  `include file: ./CDC.sv line 4, file: TESTBED.sv line 5)
        module worklib.TESTBED:sv
        Total errors/warnings found outside modules and primitives:
                 errors: 0, warnings: 4
                Caching library 'worklib' ...... Done
        Elaborating the design hierarchy:
Top level design units:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable sem2009 option for turning off SV 2009 simulati
        Building instance overlay tables: ..... Done
        Generating native compiled code:
                 worklib.CDC:sv <0x7d8f204d>
                         streams: 22, words: 7113
                 worklib.Handshake_syn:v <0x4ccb90be>
```

## Note for 02\_SYN

• 如果02合成出現這個error可以忽略

```
Thank you...

Error: Library Compiler executable path is not set. (PT-063)

PrimeTime (R)

Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019

Copyright (c) 1988 - 2019 Synopsys, Inc.
```

#### Command

- tar -xvf ~dcsTA01/Lab10.tar
- Upload
  - cd 09\_UPLOAD
  - ./01\_upload
  - ./02\_download demoX

Demo 1: 5/16 17:30:00

Demo 2: 5/17 23:59:59