

# Verdi

- Verilog Debugging Tool

---

# Introduction to Verdi

---

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
  1. **Comprehend** complex and unfamiliar design behavior.
  2. **Automate** difficult and tedious debug processes.

# Basic Function

---

- nTrace
  - A **source code viewer** and analyzer that operates on the knowledge database to display the **design hierarchy** and **source code** for selected design blocks.
  - The **main window** of Verdi.
- nSchema
  - A **schematic viewer** and analyzer that generates interactive debug-specific logic diagrams showing the **structure** of selected portions of a design.
- nWave
  - A state-of-the-art **graphical waveform viewer** and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.


# Start Verdi

- Type the following command on the terminal:



- verdi &

Example: `ee01 [Lab05/01_RTL]% verdi &`

- Also, the token “&” enable you to use the terminal while Verdi is running in the background.




# Import Design




# nTrace – Error checking

- After importing all code files, Verdi will compile your code first, and you can check the syntax errors in message window.
  - Because pattern.sv contains non-synthesizable syntax, just ignore the error messages about pattern.
- Through Verdi, you can debug your code before simulation.




# nTrace – Hierarchy tracing

- (1) You can trace which top module calling this submodule.
- (2) You can trace the definition of the called submodule.



(1) Find which module calling this submodule



(2) Find the definition of this submodule

# nTrace – Signal tracing

- (1) You can trace this signal is loading to which signals.
- (2) You can trace this signal is driven by which signals.

The screenshot shows the nTrace interface with the 'Interconnection' tab selected. The 'Signals/Drivers/Loads' table is highlighted with a red box, showing the following data:

Signal	Value	Time	File(Lines)	Scope
handshake_slave1			/home/RAID...ter.sv(30)	TESTBENCH...terconn
handshake_slave1 = 0;			/home/RAID...er.sv(134)	TESTBENCH...terconn
handshake_slave1 = 0;			/home/RAID...er.sv(150)	TESTBENCH...terconn
handshake_slave1 = 0;			/home/RAID...er.sv(167)	TESTBENCH...terconn
handshake_slave1 = 0;			/home/RAID...er.sv(196)	TESTBENCH...terconn
handshake_slave1 = 0;			/home/RAID...er.sv(225)	TESTBENCH...terconn
handshake_slave1 = 1;			/home/RAID...er.sv(257)	TESTBENCH...terconn
handshake_slave1 = 0;			/home/RAID...er.sv(261)	TESTBENCH...terconn

Annotations: Red box 1 highlights 'handshake\_slave1 = 0;' in the code editor. Red box 2 highlights the 'Interconnection' tab. Red box 3 highlights the 'Signals/Drivers/Loads' table. Red box 4 highlights the 'Driver [Alt+Shift+D]' button in the toolbar.


The screenshot shows the nTrace interface with the 'Interconnection' tab selected. The 'Signals/Drivers/Loads' table is highlighted with a red box, showing the following data:

Signal	Value	Time	File(Lines)	Scope
data_in_1			/home/RAID...ter.sv(26)	TESTBENCH...terconn
next_slave_number1 = data_in_1[6];			/home/RAID...ter.sv(85)	TESTBENCH...terconn
next_addr_1 = data_in_1[5:3];			/home/RAID...ter.sv(86)	TESTBENCH...terconn
next_value_1 = data_in_1[2:0];			/home/RAID...ter.sv(87)	TESTBENCH...terconn


Annotations: Red box 1 highlights 'data\_in\_1' in the code editor. Red box 2 highlights the 'Interconnection' tab. Red box 3 highlights the 'Signals/Drivers/Loads' table. Red box 4 highlights the 'Load [Alt+Shift+L]' button in the toolbar.




# nSchema




# nSchema



# nSchema




# nSchema – FSM




# nSchema – FSM


- You can watch the FSM transition diagram here.
- Keep your mouse cursor on the transition arrows, it will show you the state transition condition.




# nWave



# nWave



# nWave





# nWave

The screenshot displays the nWave simulation environment. The top window shows the source code of the 'inter' module. The bottom window shows the waveform for the same module.

**Source Code Window:**

```

1 module inter(
2   // Input signals
3   clk,
4   rst_n,
5   in_valid_1,
6   in_valid_2,
7   in_valid_3,
8   data_in_1,
9   data_in_2,
10  data_in_3,
11  ready_slave1,
12  ready_slave2,
13  // Output signals
14  valid_slave1,
15  valid_slave2,
16  addr_out,
17  value_out.

```

**Waveform Window:**

The waveform window shows the timing diagram for the signals. The signals are listed on the left: clk, rst\_n, in\_valid\_1, in\_valid\_2, in\_valid\_3, data\_in\_1[6:0], data\_in\_2[6:0], and data\_in\_3[6:0]. The signals are shown as waveforms over time. The time scale is 10ps. The signals are shown as waveforms over time. The time scale is 10ps.

**Annotations:**

- 1. Ctrl+C: A red box highlights the input signals in the source code window, with the text "1. Ctrl+C" next to it.
- 2. Ctrl+V: A red box highlights the signal list in the waveform window, with the text "2. Ctrl+V" next to it.

# nWave


The screenshot shows the nWave software interface. The top window displays the source code for `TESTBENCH.I_interconnect`. The bottom window shows the waveform view with signals like `valid_slave2`, `addr_out[2:0]`, `value_out[2:0]`, `handshake_slave1`, `handshake_slave2`, `cur_state[2:0]`, and `nxt_state[2:0]`. A red arrow points from the state signals in the waveform to the state parameter names in the code.

**1. frame signals**

**2. Press middle mouse button, drag and then drop.**


**The state signals will be shown in state parameter names.**

# Verdi – Active Annotation




# Verdi – Active Annotation

- The values stored in variables will be shown as same as the waveform where marker points to.




# nWave - Saving waveform

- You can save the signal order for next time using nWave.
  - Naming it as “debug.rc”.




# nWave - Saving waveform

- Next time you using nWave, you can simply restore the signals instead of choosing signal again and again.
  - Don't forget you have to import .fsdb first.



# nWave - Saving waveform



# Reference

---

1. "Introduction to Verdi" by Abel Hu
2. "Verdi<sup>3</sup> datasheet" by Synopsys
3. Verilog Simulation & Debugging Tools by NTU