

Lab04 Code Review

Review



Block Diagram




Reference Code (Store Data)

```
always @ (posedge clk or negedge rst n) begin
    if (!rst n) begin
        imgl[0] \leftarrow 0;
        imgl[1] \le 0;
        imgl[2] \le 0;
        imgl[3] \ll 0;
        imgl[4] \leftarrow 0;
        imgl[5] \le 0;
        imgl[6] \le 0;
        imgl[7] \le 0;
        imgl[8] <= 0 ;
    end
    else begin
        if (in valid && count < 9) begin
            imgl[8] <= in image ;</pre>
            imgl[7] <= imgl[8] ;
            imgl[6] <= imgl[7] ;
            imgl[5] \le imgl[6];
            imgl[4] \le imgl[5];
            imgl[3] \le imgl[4];
            imgl[2] <= imgl[3] ;
            imgl[1] <= imgl[2] ;
            img1[0] <= img1[1] ;
        end
        else begin
            imgl[0] <= imgl[0] ;
            imgl[1] <= imgl[1] ;
            imgl[2] \le imgl[2];
            imgl[3] \le imgl[3];
            imgl[4] \le imgl[4];
            imgl[5] <= imgl[5] ;
            imgl[6] <= imgl[6] ;
            imgl[7] <= imgl[7] ;
            imgl[8] <= imgl[8] ;
        end
    end
end
```

```
always @ (posedge clk or negedge rst n) begin
    if (!rst n) begin
        img2[0] <= 0 ;
        img2[1] \le 0;
        img2[2] <= 0 ;
        img2[3] <= 0 ;
        img2[4] <= 0 ;
        img2[5] \le 0;
        img2[6] \le 0;
        img2[7] \le 0;
        img2[8] <= 0 ;
    else begin
        if (count >= 9 && count < 18) begin
            img2[8] \le in image ;
            img2[7] \le img2[8];
            img2[6] \le img2[7];
            img2[5] \le img2[6];
            img2[4] \le img2[5];
            img2[3] \le img2[4];
            img2[2] \le img2[3];
            img2[1] \le img2[2];
            img2[0] \le img2[1];
        else begin
            img2[0] \le img2[0];
            img2[1] <= img2[1] ;
            img2[2] \le img2[2];
            img2[3] \le img2[3];
            img2[4] \le img2[4];
            img2[5] \le img2[5];
            img2[6] \le img2[6];
            img2[7] \le img2[7];
            img2[8] \le img2[8];
        end
end
```


Block Diagram



Reference Code (Implement sub)

```
assign out_img[0] = imgl[0] - img2[0];
assign out_img[1] = imgl[1] - img2[1];
assign out_img[2] = imgl[2] - img2[2];
assign out_img[3] = imgl[3] - img2[3];
assign out_img[4] = imgl[4] - img2[4];
assign out_img[5] = imgl[5] - img2[5];
assign out_img[6] = imgl[6] - img2[6];
assign out_img[7] = imgl[7] - img2[7];
assign out_img[8] = imgl[8] - img2[8];
```

Block Diagram




Reference Code (output)

```
always @ (posedge clk or negedge rst n) begin
    if (!rst_n) begin
        out diff <= 0 ;
        out valid <= 0 ;
    end
    else begin
        if (~in valid && count2 <= 8) begin
            out diff <= out img[count2] ;
            out valid <= 1 ;
        end
        else begin
            out diff <= 0 ;
            out valid <= 0 ;
        end
    end
end
```


```
always @ (posedge clk or negedge rst n) begin
    if (!rst n) begin
        out valid <= 0 ;
    else begin
        if (~in valid && count2 <= 8) begin
            out valid <= 1 ;
        else begin
            out_valid <= 0 ;
    end
end
always @ (posedge clk or negedge rst n) begin
    if (!rst n) begin
        out diff \leq 0;
    else begin
        if (~in_valid && count2 <= 8) begin
            out_diff <= out_img[count2] ;</pre>
        end
        else begin
            out_diff <= 0 ;
        end
    end
end
```

recommend

Optimization (Hardware Sharing)



Optimization (Hardware Sharing)



Reference Code


```
assign out img[0] = imgl[0] - img2[0];
assign out_img[l] = imgl[l] - img2[l] ;
assign out img[2] = imgl[2] - img2[2];
assign out_img[3] = img1[3] - img2[3] ;
assign out_img[4] = imgl[4] - img2[4] ;
assign out img[5] = imgl[5] - img2[5];
assign out_img[6] = imgl[6] - img2[6] ;
assign out_img[7] = imgl[7] - img2[7];
assign out img[8] = imgl[8] - img2[8];
always @ (posedge clk or negedge rst n) begin
   if (!rst_n) begin
       out diff <= 0 ;
       out valid <= 0 ;
   else begin
       if (~in_valid && count2 <= 8) begin
          out diff <= out img[count2] ;
          out valid <= 1 ;
       else begin
          out diff <= 0 ;
          out valid <= 0 ;
   end
end
```

Before sharing


```
assign out img = imgl[count2] - img2[count2] ;
always @ (posedge clk or negedge rst n) begin
   if (!rst n) begin
        out diff <= 0;
        out valid <= 0 ;
   end
    else begin
        if (~in valid && count2 <= 8 ) begin
            out diff <= out img ;
            out valid <= 1 ;
        end
        else begin
            out diff <= 0 ;
           out valid <= 0 ;
        end
    end
end
```

After Sharing

Optimization (Shift Register)



Optimization (Shift Register)



Reference Code

```
always @ (posedge clk or negedge rst_n) begin always @ (posedge clk or negedge rst n) begin
    if (!rst n) begin
                                                     if (!rst n) begin
        imgl[0] \leftarrow 0;
                                                         img2[0] \le 0;
        imgl[1] \leftarrow 0;
                                                         img2[1] \le 0;
        imgl[2] \le 0;
                                                         img2[2] \le 0;
        imgl[3] <= 0 ;
                                                         img2[3] <= 0 ;
        imgl[4] \leftarrow 0;
                                                         img2[4] \le 0;
        imgl[5] \le 0;
                                                         img2[5] \le 0;
        imgl[6] \leftarrow 0;
                                                         img2[6] \le 0;
        imgl[7] \le 0;
                                                         img2[7] <= 0 ;
        imgl[8] \le 0;
                                                         img2[8] <= 0 ;
    end
    else begin
                                                     else begin
        if (in valid && count < 9) begin
                                                         if (count >= 9 && count < 18) begin
            imgl[8] <= in image ;</pre>
                                                              img2[8] <= in image ;
            img1[7] <= img1[8];
                                                             img2[7] \le img2[8];
            img1[6] <= img1[7] ;
                                                             img2[6] \le img2[7];
            imgl[5] <= imgl[6];
                                                             img2[5] \le img2[6];
            imgl[4]  <= imgl[5] ;
                                                             img2[4] \le img2[5];
            imgl[3] \le imgl[4];
                                                             img2[3] \le img2[4];
            img1[2] <= img1[3] ;
                                                             img2[2] \le img2[3];
            imgl[1] <= imgl[2] ;
                                                             img2[1] <= img2[2];
            imgl[0] <= imgl[1] ;</pre>
                                                              img2[0] \le img2[1];
        else begin
                                                         else begin
            imgl[0] \le imgl[0];
                                                              img2[0] \le img2[0];
            imgl[1] <= imgl[1] ;
                                                             img2[1] <= img2[1] ;
            img1[2] <= img1[2] ;
                                                             img2[2] \le img2[2];
            imgl[3] \le imgl[3];
                                                             img2[3] \le img2[3];
            imgl[4] <= imgl[4] ;
                                                             img2[4] \le img2[4];
            imgl[5] \le imgl[5];
                                                             img2[5] \le img2[5];
            imgl[6] <= imgl[6] ;
                                                             img2[6] \le img2[6];
            imgl[7] <= imgl[7] ;
                                                             img2[7] \le img2[7];
            imgl[8] <= imgl[8] ;
                                                              img2[8] <= img2[8] ;
    end
                                                     end
end
                                                 end
```

Without Shift Register

```
always @ (posedge clk or negedge rst n) begin
    if (!rst n) begin
        img[0] \le 0; img[9] \le 0;
        img[1] \le 0; img[10] \le 0;
        img[2] \le 0; img[11] \le 0;
        img[3] \le 0; img[12] \le 0;
        img[4] \le 0; img[13] \le 0;
        img[5] \le 0; img[14] \le 0;
        img[6] \le 0; img[15] \le 0;
        img[7] \le 0; img[16] \le 0;
        img[8] \le 0; img[17] \le 0;
   else begin
        if (in valid) begin
           img[8] \le img[9];
                                  img[17] \le in image ;
           img[7] \le img[8];
                                  img[16] \le img[17];
           img[6]  <= img[7] ;
                                  img[15] \le img[16];
           img[5]  <= img[6] ;
                                  img[14] \le img[15];
           img[4]  <= img[5] ;
                                  img[13] \le img[14];
           img[3] \le img[4];
                                  img[12] \le img[13];
           img[2]  <= img[3] ;
                                  img[11] \le img[12];
           img[1] \le img[2];
                                 img[10] \le img[11];
            img[0] \le img[1];
                                  img[9]  <= img[10] ;
        else begin
           img[0] \le img[0];
                                  img[9]  <= img[9] ;
           img[1] <= img[1] ;</pre>
                                  img[10] \le img[10];
           img[2]  <= img[2] ;
                                  img[ll] \leftarrow img[ll];
           imq[3] \le imq[3];
                                  img[12] \le img[12];
           img[4]  <= img[4] ;
                                  img[13] \le img[13];
           img[5]  <= img[5] ;
                                 img[14] \le img[14];
                                  img[15] \le img[15];
           img[6] \le img[6];
           img[7] \le img[7];
                                  img[16] \le img[16];
            img[8] \le img[8];
                                 img[17] \le img[17];
    end
end
```

With Shift Register

Result

```
12
439
368
281
86
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                              30
Combinational area:
                                    4607.064120
89.812803
Buf/Inv area:
Noncombinational area:
                                     6273.590515
Macro/Black Box area:
                                       0.000000
 let Interconnect area:
                              undefined (No wire load specified)
                                   10880.654635
Total cell area:
 Total area:
                              undefined
Area of detected synthetic parts
  No DW parts to report!
Estimated area of ungrouped synthetic parts
                            Estimated Perc. of
  Module Implem. Count
                                  Area cell area
  DW01_inc apparch
                             216.8246
 DW01_sub apparch
                             664.6148
 DW_cmp apparch
                              47.2349
                                             0.4%
  Total:
                        15 928.6743
                                             8.5%
 otal synthetic cell area:
                                           928.6743 8.5% (estimated)
```

Original

Hardware Sharing

```
Number of ports:
Number of nets:
Number of cells:
                                               12
341
334
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
                                               247
86
0
Number of buf/inv:
                                                66
22
Number of references:
 Combinational area:
                                       3888.561690
Buf/Inv area:
                                        658.627224
 Noncombinational area:
                                       6004.152054
 Macro/Black Box area:
                                          0.000000
                                undefined (No wire load specified)
 Net Interconnect area:
Total cell area:
                                       9892.713744
Total area:
                                undefined
Area of detected synthetic parts
  No DW parts to report!
Estimated area of ungrouped synthetic parts
                             Estimated Perc. of
  Module Implem. Count
                                    Area cell area
  DW01 inc apparch
                               217.3680
                                               2.2%
                                 73.8461
                                               0.7%
  DW01_sub apparch
                                 47.2349
                                               0.5%
  DW_cmp apparch
                               338.4490
                                               3.4%
 otal synthetic cell area:
                                             338.4490 3.4% (estimated)
```

```
Number of nets:
Number of cells:
Number of combinational cells:
                                              320
247
                                              165
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                               22
 Combinational area:
                                      3000.412875
                                     29.937601
5907.686508
Buf/Inv area:
Noncombinational area:
 Macro/Black Box area:
                               undefined (No wire load specified)
 Net Interconnect area:
 Total cell area:
                                     8908.099383
 Total area:
                               undefined
 Area of detected synthetic parts
  No DW parts to report!
 Estimated area of ungrouped synthetic parts
                             Estimated Perc. of
   Module Implem. Count
                                   Area cell area
   DW01 inc apparch
                                              1.2%
   DW01_sub apparch
                                73.8461
                                              0.8%
   DW cmp apparch
                                11.3098
                                              0.1%
                          3 189.3165
                                              2.1%
 Total synthetic cell area:
                                            189.3165 2.1% (estimated)
```

Hardware Sharing + Shift Register

Conclusion (For Lab)

- After reviewing spec, organize your block diagram first
- 2. According to your block diagram, try to optimize your design at system leve
- 3. Write your RTL code with clear coding style
- 4. Plot your block diagram, try to find somewhere can be optimized
- 5. Rewrite your code, try to get better performance

Conclusion (For HW)

- 1. After reviewing spec, organize your block diagram first
- 2. According to your block diagram, try to optimize your design at system level
- 3. Write your RTL code with clear coding style
- 4. Plot your block diagram, try to find somewhere can be optimized
- 5. Rewrite your code, try to get better performance