Spyglass nLint

- Verilog Linting Tool

Introduction to Spyglass nLint

- The Spyglass nLint tool is designed for the verification & analysis of digital designs with multiple powerful functions:


 What we focus now!
 - 1. Coding Standard Checks in early design stages.
 - 2. Design Rule Checks such as unintentional latches, combinational loops, multiple drivers, etc.
 - 3. Linting for Power, Clock, and CDC Domains.
- Benefits:
 - 1. Early Bug Detection
 - 2. Improved Design Quality

Start Spyglass nLint


- Type the following command on the terminal:
 - spyglass &

- Also, the token "&" enable you to use the terminal while Spyglass is running in


the background.




Add files




Set Options



Read Design & Compile



Goal Setup



Goal: lint/lint rtl

Checks the design for basic Connectivity issues Checks the design for basic Simulation issues Checks the design for recommended design practices and Structural issues Checks the design for basic Synthesis issues

Description:

This goal checks basic connectivity issues in the design, such as floating input, width mismatch, etc. These checks should be run after every change in

RTL code prior to code check-in. This goal checks simulation issues in the design, such as

- incomplete sensitivity list
- incorrect use of blocking/ nonblocking assignments
- potential functional errors
- possible simulation hang cases, and
- simulation race cases

These checks should be run, and reported messages should be reviewed prior to all simulation runs.

This goal identifies the structural issues in the design that affect the post-implementation functionality or performance of the design.

Examples include


multiple drivers, high fan-in mux, and synchronous/asynchronous use of resets.


These checks should be run once every week and before handoff to implementation.

This goal reports unsynthesizable constructs in the design and code which can


cause RTL vs. gate simulation mismatch. These checks should be run twice a week, and before handoff to synthesis team.

Coding Standard Checks – Basic Syntax Error






Design Rule Checks – Combinational Logic




No assign within always block (legal but not synthesizable)





Initial value for combinational logic will be ignored for synthesis

Design Rule Checks – Combinational Loop




Design Rule Checks – Multiple Drives





One variable can only be assigned in one always block or in one assign


Design Rule Checks – Unintentional latch



Incomplete conditional statements in combinational logic

- If/else
- Case
- Ternary operator

Design Rule Checks – Blocking assignment in sequential circuit



Blocking assignment (for combinational circuit)

The assignment will be carried consequently.

Non-blocking assignment (for sequential circuit)

The assignment will be carried in parallel.

Reference

• https://hackmd.io/@qpalzm60409/ryEip2A6h#伍、Spyglass

https://blog.csdn.net/qq_30843953/article/details/109629618