

# Lab09 FPGA Low-pass FIR filter

#### Low-pass FIR filter

- FIR filter Block Diagram
- 數位低通濾波器
- 相較於類比低通濾波器來說製作難易度低、成本低。
- 硬體上只需要暫存器、乘法器和加法器即可實現濾波效果。





#### **FPGA**


• 利用軟體運算FIR filter


```
from scipy.signal import lfilter
 \mathsf{coeffs} = \left[-255, -260, -312, -288, -144, 153, 616, 1233, 1963, 2739, 3474, 4081, 4481, 4620, 4481, 4081, 3474, 2739, 1963, 1233, 616, 153, -144, -288, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, -318, 
 import time
 start time = time.time()
 sw fir output = lfilter(coeffs,70e3,samples)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Input signal
 stop time = time.time()
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                FIR output
 sw exec time = stop time - start time
                                                                                                                                                                                                                                                                                                                                 10000
 print('Software FIR execution time: ',sw exec time)
 # Plot the result to notebook
                                                                                                                                                                                                                                                                                                                                      5000
 plot to notebook(t, samples, 1000, out signal=sw fir output)
Software FIR execution time: 0.08370518684387207
                                                                                                                                                                                                                                                                                                                                -5000
                                                                                                                                                                                                                                                                                                                           -10000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   10
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Time (usec)
```


### Block Design Flow


• 在terminal輸入指令 vivado &


• 點選create project

















- 點選boards
- 在search 搜尋pynq
- 點選pynq-z2
- 點選next



• 點選finish後進入vivado




### 創建overlay




### 加入ZYNQ CPU

- CPU是拿來做資料間傳輸的控制,
- 拿來運行電腦下過來的指令。




### 加入ZYNQ CPU




#### **ZYNQ7** Processing System setup

• 左鍵點兩下ZYNQ7的Block




#### 加入DMA


- DMA是用來與PYNQ板上的記憶體做溝通橋梁,
- 分配記憶體空間、存取記憶體中的資料,
- 取資料給你的Design、你的Design再寫資料回記憶體。



#### AXI DMA setup


• 左鍵點兩下DMA的Block






# 加入Project的IP


- 將寫好的.sv接上AXI4介面後包成IP,在這裡呼叫。
- 這次Lab使用內建FIR即可。



# FIR setup


• 點兩下FIR的block






- 本次要做Sampling Rate 100MHz \
   Pass Band 0~5MHz \ Stop Band 10M~50MHz的FIR LP Filter
- Coefficient Vector改成下面的數列:
  -255, -260, -312, -288, -144, 153, 616, 1233, 1963, 2739, 3474, 4081, 4481, 4620, 4481, 4081, 3474, 2739, 1963, 1233, 616, 153, -144, -288, -312, -260, -255

# FIR setup




click ok


• 將FIR與DMA相連接,對著Port長按拖曳到另一個Port即可連接。



#### Run Connection Automation


跑兩次Run Connection Automation






axi\_mem\_intercon


• 至此為止, Block Diagram會大致長這樣




#### Rename


- 將fir\_compiler\_0和axi\_dma\_0的名稱改成fir和fir\_dma,
- 以便在Jupyter notebook呼叫module。






- Ctrl+左鍵,同時選取fir和fir\_dma→右鍵→ Create Hierarchy
- 將fir和fir\_fma包在一起,取名叫filter。






• 至此為止, Block Diagram會大致長這樣,可以先存檔。





#### Generate HDL wrapper



#### Generate Bitstream

這個會跑一段時間, 右上角沒有在跑東西之後 再往下一步。






EE. Hsinchu. Taiwan


### 截圖vivado畫面 (demo依據之一)

- 截圖須包含
  - 1. 工作站帳號
  - 2. Write \_bitsream complete 勾勾
  - 3. 完整Diagram





#### Generate tcl file


- 用Jupyter叫module overlay的時候,
- PYNQ需要讀tcl檔取得Hardware Design。



• 根據下面的路徑找到design\_1\_wrapper.bit、design\_1.hwh 和 fir\_accel.tcl,下載這三個檔案到自己的電腦,並將design\_1\_wrapper.bit、design\_1.hwh 重新命名成fir\_accel.bit、fir\_accel.hwh








# Connect to jupyter notebook

#### 在表單上登記FPGA使用時間

- 因FPGA數量只有48個,請同學輪流使用
- 請同學在連接上jupyter notebook前先確認板子是沒人使用的,避免跑到一半的結果被其他人洗掉
- 請同學先到下面網址登記使用時間,一個時段為2小時,如果在登記時段結束時還沒 完成才可再登記下個時段
- <a href="https://docs.google.com/spreadsheets/d/1GCMX8VIO5hEjZ77t3UhFzwIPOfHLOxZT1oMg">https://docs.google.com/spreadsheets/d/1GCMX8VIO5hEjZ77t3UhFzwIPOfHLOxZT1oMg</a> RcgrvYo/edit?usp=sharing
- 另外若板子有連線問題請在表單的註記欄打X,並先用其他板子


### 開啟Jupyter Notebook

- 打開瀏覽器 → 輸入 140.113.201.80:板子編號
- 密碼: xilinx



# 上傳檔案到jupyter notebook

- 創建資料夾,命名為overlays\_學號
- · 將剛剛下載的三個檔案上傳至 overlays\_學號 資料夾



### fir\_accel.ipynb

```
from pynq import Overlay
import pyng.lib.dma
# Load the overlay
overlay = Overlay('/home/xilinx/pynq/overlays/fir_accel/fir_accel.bit') //讀入Overlay
# Load the FIR DMA
dma = overlay.filter.fir dma
from pynq import Xlnk
import numpy as np
# Allocate buffers for the input and output signals
                                                                 //xlnk申請記憶體空間,指標到虛擬記憶體
xlnk = Xlnk()
in buffer = xlnk.cma array(shape=(n,), dtype=np.int32)
                                                                 //分配記憶體空間給in_buffer和out_buffer
out buffer = xlnk.cma array(shape=(n,), dtype=np.int32)
# Copy the samples to the in buffer
                                                                 //將input資料寫入in buffer
np.copyto(in buffer, samples) ←
# Trigger the DMA transfer and wait for the result
import time
start time = time.time()
                                                                 //開始進行DMA傳輸
dma.sendchannel.transfer(in buffer)
dma.recvchannel.transfer(out buffer)
                                                                 //等待DMA傳輸結束
dma.sendchannel.wait() ←
dma.recvchannel.wait()
stop time = time.time()
hw_exec_time = stop_time-start_time
print('Hardware FIR execution time: ',hw exec time)
print('Hardware acceleration factor: ',sw_exec_time / hw_exec_time)
# Plot to the notebook
plot to notebook(t,samples,1000,out signal=out buffer)
# Free the buffers
                                                                 //釋放記憶體空間
in buffer.close() 	←
out buffer.close()
```

### fir\_accel.ipynb

#### **Hardware FIR implementation**

In the following code blocks, we test out the hardware FIR implementation and measure it's performance.

```
from pynq import Overlay import pynq.lib.dma

# Load the overlay overlay = Overlay('/home/xilinx/jupyter_notebooks/overlays_111511007) fir_accel.bit') ← 將路徑修改成你的資料來名稱


# Load the FIR DMA dma = overlay.filter.fir_dma
```

### fir\_accel.ipynb

- 依序跑過所有的code並截下Software FIR filter using SciPy和Hardware FIR implementation的執行結果(兩張截圖)
- 兩個都須包含執行的execution time和input/output的圖形

#### 注意事項

- 在連線到jupyter notebook前請先登記時段,且不要在非登記時段使用
- 產生檔案後記得要上傳到jupyter notebook
- · 跑完結果後請將ipynb結果清除,並刪除你上傳的overlays\_學號 資料夾



#### Demo

- Demo需要上傳兩個檔案到E3: vivado產生的bit檔,以及包含vivado畫面截圖、jupyter notebook兩張截圖的report,命名規則如下
  - dcsxxx.bit
  - dcsxxx\_report.pdf
- Report可以只貼三張截圖就好,但請註明哪一張圖是對應哪個結果,沒註記會斟酌扣分
- Vivado 畫面截圖要求請參考p30, jupyter notebook截圖要求請參考p39,未達要求demo 不通過
- 檔名錯誤扣5分,缺交任一檔案則不會通過demo
- 1de: 5/10 23:59