Computer Architecture Lec 5a

Dr. Esti Stein

(Partly taken from Dr. Alon Scholar slides)

Based on slides by:

Prof. Myung-Eui Lee

Korea University of Technology & Education Department of Information & Communication

Taken from: M.
Mano/Computer Design and
Architecture 3rd Ed.

General Purpose Digital Computer

Application Algorithm software Operation system Progrmming Language Instruction Set Organization Register Transfer Language nardware Logic Circuits Gates **Electronic Devices** Physics

- Capable of executing various microoperations.
- Can be instructed as to what specific sequence of operations to perform.

• 2

A Program

- ◆ The user of a computer can control the process by means of a program.
- A program is a set of *instructions* that specify the operations, operand, and the sequence (control)
- A instruction is a binary code that specifies a sequence of microoperations
- Instruction codes together with data are stored in memory (=Stored Program Concept)
- ◆ The computer reads each instruction from memory and places it in control register. The control then interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of microoperations.

Program


Instruction Fetch Obtain an instruction from program storage in memory

Instruction i

Memory


processor


Instruction register



Obtain instruction from program storage in memory

Determine required actions and instruction size







Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data







Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status






Obtain instruction from program storage in memory


Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage





Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage

Determine next instruction (not the next in case of **branch**)

Memory 7

ALU

regs

Instruction register

An Instruction

- A group of bits that instructs the computer to perform a specific operation.
- An instruction is usually divided into parts.


Operation code Address

A group of bits that defines an operation: add, subtract, shift, and etc.

n bits define 2ⁿ operations


An address in the memory

A Stored Program Organization



The Instruction

All instructions and operands are 16 bits



Size of memory is 4096 × 16

If an operation in the instruction does not need a memory operand, the rest of the bits can be used to expand the operation. Examples:

clear accumulator, complement accumulator, read a character from the keyboard, etc.

12

Addressing Modes

Op. code

Value or opcode extension

Immediate addressing mode

O Op. code address in memory


Direct addressing mode

Indirect bit 3 bits remains ⇒ 8 possible operations


Op. code | address of address in memory (pointer)


Indirect addressing mode


Addressing Modes




Computer Registers











The Bus



Reminder – register with parallel load



Taken from: M.
Mano/Computer Design
and Architecture 3rd Ed.


IR

OUTR

Figure 2-7 4-bit register with parallel load.

Alon Schclar, Tel-Aviv College, 2009

The clock cycle



The Bus

- » Accumulator(AC): 3 Path
 - 1) Register Microoperation : clear AC, shfift AC,...
 - 2) Data Register : add DR to AC, and DR to AC

End carry bit set/reset), memory READ

 $D_2T_4: DR \leftarrow M[AR]$ $D_2T_5: AC \leftarrow DR, SC \leftarrow 0$

3) INPR: Device Adder & Logic

» Note) Two microoperations can be executed at the same time

$$DR \leftarrow AC : s_2 s_1 s_0 = 100(4), DR(load)$$

 $AC \leftarrow DR : DR \rightarrow Adder \& Logic \rightarrow AC(load)$




Fig. 5-4 Basic computer registers connected to a common bus


The Bus - examples

TR ←DR

- Place DR on BUS
 - $S_2S_1S_0=011$ (DR num is 3)
- Insert BUS content to TR
 - Enable LD (load) input of TR


DR ←MEM[AR]

- AR is connected to address input of MEM
- Enable READ input of MEMORY
- Place MEMORY content (MEM[AR]) on BUS
 - $S_2S_1S_0=111$ (MEM num is ⁷
- Insert BUS content to DR
 - Enable LD (load) input of DR




The Bus – concurrent data transfer

- During the same clock cycle
 - The content of any register can be applied onto the bus and
 - an operation can be performed in the adder and logic circuit
- The clock transition at the end of the cycle
 - transfers the content of the bus into the target register and
 - the output of the adder and logic circuit into AC.



The Bus – concurrent data transfer

- DR ←AC
 - Place AC on BUS
 - $S_2S_1S_0=100$ (AC num is 4)
 - Insert BUS content to DR
 - Enable LD (load) input of DR
- AC ←DR
 - DR connected to AC via the Adder & Logic (aka A&L or ALU)
 - Instruct ALU to let DR pass through
 - Enable LD (load) input of AC
- Can be executed in the same clock cycle



Computer Instruction

- 5-3 Computer Instruction
 - ◆ 3 Instruction Code Formats : Fig. 5-5
 - Memory-reference instruction

■ I=0:0xxx ~ 6xxx, I=1:8xxx ~Exxx

I=0 : Direct, I=1 : Indirect

15	14 12	11 ()
I	Opcode	Address	

Register-reference instruction •

» 7xxx (7800 ~ 7001) : CLA, CMA,

15	14		12	11		0
0	1	1	1		Register Operation	

Input-Output instruction

» $Fxxx(F800 \sim F040)$: INP, OUT, ION, SKI, .

15	14		12	11		0
1	1	1	1		I/O Operation	

	Hex Code	
Symbol	I = 0 I = 1	Description
AND	0xxx 8xxx	And memory word to AC
ADD	1xxx 9xxx	Add memory word to AC
LDA	2xxx Axxx	Load memory word to AC
STA	3xxx Bxxx	Store content of AC in memory
BUN	4xxx Cxxx	Branch unconditionally
BSA	5xxx Dxxx	Branch and Save return address
SZ	6xxx Exxx	Increment and skip if zero
CLA	7800	Clear AC
CLE	7400	Clear E
CMA	7200	Complement AC
CME	7100	Comp m e
CIR	7080	Circulate right AC and E
CIL	7040	Circulate left AC and E
NC	7020	Increment AC
SPA	7010	Skip next instruction if AC positive
SNA	7008	Skip next instruction if AC negative
SZA	7004	Skip next instruction if AC zero
SZE	7002	Skip next instruction if E is 0
HLT	7001	Halt computer
NP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrup
DF	F040	Inter

Instruction Set Completeness

A computer should have a set of instructions so that the user can evaluate any function that is known to be computable.

A complete set must include sufficient number of instructions from the following categories:

- 1. Arithmetic, logical, and shift CMA, INC, CIR, AND..
- 2. Moving information between the registers, and between the registers and memory LDA, STA
- 3. Program control, and status check BUN, ISZ, BSA...
- 4. Input and output INP, OUT...

A complete set of instructions, but not efficient.

• 27

Timing and Control

Clock pulses

- A master clock generator controls the timing for all registers in the basic computer
- The clock pulses are applied to all F/Fs and registers in system.
- The clock pulses do not change the state of a register unless the register is enabled by a control signal
- The control signals are generated in the control unit
 - » The control signals provide control inputs for the multiplexers in the common bus, control inputs in processor registers, and microoperations for the accumulator

28

Two (major) Types of Control Organization

Hardwired Control (This chapter)

- » The control logic is implemented with gates, F/Fs, decoders, and other digital circuits
- + Fast operation, Wiring change (if the design has to be modified)

Microprogrammed Control (chapter 7)


- » The control information is stored in a control memory, and the control memory is programmed to initiate the required sequence of microoperations
- + Any required change can be done by updating the microprogram in control memory,
 Slow operation

29


The Control Unit

The Sequence Counter (SC) is incremented synchronously: T_0 , T_1 , T_2 , T_3 ,...

The SC is cleared when in RTL we write symbolically: $SC \leftarrow 0$



The Control Unit



Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

•31

Clock and Memory

- The memory read/write cycle is initiated with the rising edge of a timing signal.
- It is assumed that a memory cycle time is less than the clock cycle time.
- The memory R/W cycle is complete by the time the next clock goes through its positive cycle.
- This assumption is not valid in most of computers.

• 32

Clock and Timing Signals

Example:


$T_0: AR \leftarrow PC$

- 1. T_0 is active during the entire clock cycle interval.
- 2. During this time the content of the PC is placed onto the bus, and the LD of AR is enabled.
- 3. The actual transfer occurs when the clock goes through a positive transition (end of cycle).
- 4. On positive transition SC goes from 0000 to 0001.
- 5. T_1 is active and T_0 is inactive.

Instruction Cycle

Instruction Fetch

Obtain instruction from program storage in memory




Instruction Cycle


Instruction
Fetch
Instruction
Instruction
Decode

Obtain instruction from program storage in memory

Determine required actions and instruction size




Instruction Cycle




Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data



Instruction Cycle




Obtain instruction from program storage in memory


Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status



Instruction Cycle




Obtain instruction from program storage in memory

Determine required actions and instruction size


Locate and obtain operand data

Compute result value or status

Deposit results in storage



Instruction Cycle



Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage

Determine next instruction (not the next in case of **branch**)

Memory 7

ALU regs


Instruction register

Instruction - FETCH

Instruction Fetch

Obtain instruction from program storage in memory

 $T_0: AR \leftarrow PC$




Instruction - FETCH

Instruction Fetch


Obtain instruction from program storage in memory

 $T_0: AR \leftarrow PC$

 $T_1 : IR \leftarrow M[AR],$ $PC \leftarrow PC + 1$



Instruction - DECODE




 $T_0: AR \leftarrow PC$


 $T_1: IR \leftarrow M[AR],$ $PC \leftarrow PC + 1$

Determine required actions and instruction size


 $T_2: D_0, ..., D_7 \leftarrow Decode IR(12-14)$ $AR \leftarrow IR(0-11),$ $I \leftarrow IR(15)$




42




Instruction - EXECUTION



The Instruction Format









I/O Operation


	Hex Code	
Symbol	I = 0 I = 1	Description
AND	0xxx 8xxx	And memory word to AC
ADD	1xxx 9xxx	Add memory word to AC
LDA	2xxx Axxx	Load memory word to AC
STA	3xxx Bxxx	Store content of AC in memory
BUN	4xxx Cxxx	Branch unconditionally
BSA	5xxx Dxxx	Branch and Save return address
ßΖ	6xxx Exxx	Increment and skip if zero
CLA	7800	Clear AC
CLE	7400	Clear E
CMA	7200	Complement AC
CME	7100	Comp m e
CIR	7080	Circulate right AC and E
CIL	7040	Circulate left AC and E
NC	7020	Increment AC
SPA	7010	Skip next instruction if AC positive
SNA	7008	Skip next instruction if AC negative
SZA	7004	Skip next instruction if AC zero
SZE	7002	Skip next instruction if E is 0
HLT	7001	Halt computer
NP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrup
IDF .	F040	Inter

The Instruction Format




Determine Instruction Type





Instruction - Indirect



Register Reference Instructions

- Executed with the clock transition associated with timing variable T_3 .
- Each control function needs the Boolean relation $D_7I'T_3$
 - for convenience let $r \equiv D_7 I' T_3$.
- The control function is distinguished by one of the bits in **IR(0-11)**.
- Assign the symbol B_i to bit i of IR,
 - all control functions can be simply denoted by rB_i .
- After completion
 - The sequence counter SC is cleared to 0
 - The control goes back to fetch the next instruction with timing signal T_{θ} .

Alon Schclar, Tel-Aviv College, 2009

Register Reference Instructions

TABLE 5-3 Execution of Register-Reference Instructions

```
D_7I'T_3 = r (common to all register-reference instructions)

IR(i) = B_i [bit in IR(0-11) that specifies the operation]
```

```
Clear SC
                       SC \leftarrow 0
               rB_{11}: AC \leftarrow 0
                                                                         Clear AC
       CLA
               rB_{10}: E \leftarrow 0
                                                                         Clear E
       CLE
       CMA rB_9: AC \leftarrow \overline{AC}
                                                                         Complement AC
       CME rB_8: E \leftarrow \overline{E}
                                                                         Complement E
                                                                         Circulate right
       CIR rB_7: AC \leftarrow \operatorname{shr} AC, AC(15) \leftarrow E, E \leftarrow AC(0)
       CIL rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                                                                         Circulate left
       INC rB_5: AC \leftarrow AC + 1
                                                                         Increment AC
       SPA rB_4: If (AC(15) = 0) then (PC \leftarrow PC + 1)
                                                                         Skip if positive
if-else SNA rB_3: If (AC(15) = 1) then (PC \leftarrow PC + 1)
                                                                         Skip if negative
       SZA rB_2: If (AC = 0) then PC \leftarrow PC + 1
                                                                         Skip if AC zero
loops
               rB_1: If (E = 0) then (PC \leftarrow PC + 1)
       SZE
                                                                         Skip if E zero
                       S \leftarrow 0 (S is a start-stop flip-flop)
       HLT
                                                                         Halt computer
                rB_0:
```


Taken from: M. Mano/Computer Design and Architecture 3rd Ed.


Alon Schclar, Tel-Aviv College, 2009

Example: CLA


- Hexadecimal code $(7800)_{16} = (0111 \ 1000 \ 0000 \ 0000)_2$.
- The first bit is a zero and is equivalent to I'.
- Next three bits are the opcode and are recognized from decoder output D_7 .
- Bit 11 in IR is 1 and is recognized from B_{11} .
- The control function that initiates the microoperation for this instruction is

$$D_7 I' T_3 \overline{B}_{11} = r B_{11}.$$






Memory Reference Instructions (MRI)



Memory Reference Instructions (MRI)

At the end of the T₃ cycle, AR holds the effective Address



• 52


MRI - AND

At the end of the T_3 cycle, AR $D_{\overline{0}}$ holds the <u>effective Address</u> T_4

 $AND : AC \leftarrow AC \land M[AR]$

 $D_0T_4: DR \leftarrow M[ARD]$

 $D_0T_5: AC \leftarrow AC \land DR, SC \leftarrow 0$




MRI - AND >


At the end of the T_3 cycle, AR $D_{\overline{0}}$ holds the <u>effective Address</u> T_5

 $AND : AC \leftarrow AC \land M[AR]$

 $D_0T_4: DR \leftarrow M[AR]$

 $D_0T_5: AC \leftarrow AC \land DR, SC \leftarrow 0$






MRI - ADD

At the end of the T_3 cycle, AR holds the effective Address

ADD :
$$AC \leftarrow AC + M[AR]$$
,
 $E \leftarrow C_{out}$

 $D_1T_4: DR \leftarrow M[AR]$

 $D_1T_5: AC \leftarrow AC + DR,$ $E \leftarrow C_{out}, SC \leftarrow 0$



MRI - LDA

At the end of the T₃ cycle, AR holds the **effective Address**


 $LDA : AC \leftarrow M[AR]$

 $D_2T_4: DR \leftarrow M[AR]$

 D_2T_5 : AC \leftarrow DR, SC \leftarrow 0

Why not connecting the bus to the inputs of **AC**?

- a delay is encountered in the adder and logic circuit.
 - Time(Mem read) + Time(Bus transfer) + Time(A&L) > 1 cycle
- Not connecting the bus to the inputs of AC maintains one clock cycle per microoperation.




MRI - STA


At the end of the T₃ cycle, AR holds the **effective Address**

 $STA: M[AR] \leftarrow AC$

 $D_3T_4: M[AR] \leftarrow AC, SC \leftarrow 0$




MRI - BUN



• 58

Conditional & Unconditional Jumps

conditional unconditional



• 59

MRI - BSA

Branch to subroutine and save the return address

BSA: M[AR] \leftarrow PC, PC \leftarrow AR \leftarrow

 $T_0: AR \leftarrow PC$

 $T_1: IR \leftarrow M[AR],$

 $PC \leftarrow PC + 1$

 $T_2: D_0,...,D_7 \leftarrow Decode\ IR(12-14)$

 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$

 D_7 ' IT_3 : AR \leftarrow M[AR]

 $O_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$

 $D_5T_5: PC \leftarrow AR, SC \leftarrow 0$

AR = 231PC = 231

IR = BSA 230

150: BSA 230 //subroutine call

151: INC

main

230: 151

routine begins here

231:...

232:...

255: 1 BUN 230 Dsubroutine ends here

MRI – BUN (cont. BSA)

Branch to subroutine and save the return address

BSA: M[AR] \leftarrow PC, PC \leftarrow AR + 1

 $T_0: AR \leftarrow PC$

 $T_1: IR \leftarrow M[AR],$

 $PC \leftarrow PC + 1$

 $T_2: D_0,...,D_7 \leftarrow Decode IR(12-14)$

 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$

 D_7 'I T_3 : AR \leftarrow M[AR]

 $D_4T_4: PC \leftarrow AR, SC \leftarrow 0$

main

150: BSA 230 //subroutine call

151 : INC

• • •

230: 151

proutine begins here

231:...

232:...

255: 1 BUN 230 subroutine ends here

PC = 151

AR = 151

IR = 1 BUN 230

I = 1

Increment memory word specified by the effective address

if the incremented value is equal to 0, PC is incremented by 1.

Useful for loop indices:

- Place a negative number in memory word
- Increment with each loop iteration
- eventually reaches the value of zero
- At that time PC is incremented by one in order to skip the next instruction in the program.

No single microoperation to increment a word inside the memory

- First read the word into DR,
- increment DR,
- store the word back into memory

```
// set CTR to -100
LOP, ...
...
ISZ CTR
BUN LOP
```

Increment memory word and skip next instruction if memory word equals to zero.

 D_6T_4 $OR \leftarrow M[AR]$


 $D_6T_5: DR \leftarrow DR + 1$

 $D_6T_6: M[AR] \leftarrow DR$

if (DR = 0) then PC \leftarrow PC + 1,


 $SC \leftarrow 0$


106 : ISZ 202 107 : BUN 150 108 : BUN 090



Increment memory word and skip next instruction if memory word equals to zero.

 $\begin{aligned} D_6T_4: DR &\leftarrow M[AR] \\ D_6T_5: DR &\leftarrow DR + 1 \\ D_6T_6: M[AR] &\leftarrow DR, \\ &\quad \text{if } (DR = 0) \text{ then } PC \leftarrow PC + 1, \\ SC &\leftarrow 0 \end{aligned}$





Increment memory word and skip next instruction if memory word equals to zero.

 $D_6T_4: DR \leftarrow M[AR]$


 $D_6T_5: DR \leftarrow DR + 1$

 $D_6T_6: M[AR] \leftarrow DR$,

if (DR = 0) then PC \leftarrow PC + 1,

 $SC \leftarrow 0$

106 : ISZ 202 107 : BUN 150 108 : BUN 090



MRI – ISZ (another example)

Increment memory word and skip next instruction if memory word equals to zero.


 D_6T_4 $OR \leftarrow M[AR]$


 $D_6T_5: DR \leftarrow DR + 1$

 $D_6T_6: M[AR] \leftarrow DR$

if (DR = 0) then PC \leftarrow PC + 1,


 $SC \leftarrow 0$






Increment memory word and skip next instruction if memory word equals to zero.

 $\begin{aligned} D_6T_4: DR &\leftarrow M[AR] \\ D_6T_5: DR &\leftarrow DR + 1 \\ D_6T_6: M[AR] &\leftarrow DR, \\ &\quad \text{if } (DR = 0) \text{ then } PC \leftarrow PC + 1, \\ &\quad SC \leftarrow 0 \end{aligned}$





Increment memory word and skip next instruction if memory word equals to zero.

 $D_6T_4: DR \leftarrow M[AR]$


 $D_6T_5: DR \leftarrow DR + 1$

 $D_6T_6: M[AR] \leftarrow DR$,

if (DR = 0) then PC \leftarrow PC + 1,

 $SC \leftarrow 0$

106 : ISZ 202 107 : BUN 150 108 : BUN 090



Memory Reference Flowchart

