# Computer Architecture Lec 5a

Dr. Esti Stein

(Partly taken from Dr. Alon Scholar slides)

Based on slides by:


Prof. Myung-Eui Lee


Korea University of Technology & Education Department of Information & Communication

Taken from: M.
Mano/Computer Design and
Architecture 3<sup>rd</sup> Ed.

Instruction Fetch


Obtain instruction from program storage in memory






Obtain instruction from program storage in memory

Determine required actions and instruction size







Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data







Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status






Obtain instruction from program storage in memory


Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage





Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status

Deposit results in storage

Determine next instruction (not the next in case of **branch**)

Memory 7

ALU

regs


Instruction register

Instruction - FETCH

Instruction Fetch

Obtain instruction from program storage in memory

 $T_0: AR \leftarrow PC$ 




### Instruction - FETCH

Instruction Fetch


Obtain instruction from program storage in memory

 $T_0: AR \leftarrow PC$ 

 $T_1 : IR \leftarrow M[AR],$  $PC \leftarrow PC + 1$ 



### Instruction - DECODE





 $T_0: AR \leftarrow PC$ 

 $T_1: IR \leftarrow M[AR],$ PC \leftarrow PC + 1


Determine required actions and instruction size

 $T_2: D_0, ..., D_7 \leftarrow Decode IR(12-14)$   $AR \leftarrow IR(0-11),$  $I \leftarrow IR(15)$ 







## Instruction - EXECUTION




### The Instruction Format




### The Instruction Format




# Determine Instruction Type





### Instruction - Indirect



# Register Reference Instructions

- Executed with the clock transition associated with timing variable  $T_3$ .
- Each control function needs the Boolean relation  $D_7I'T_3$ 
  - for convenience let  $r \equiv D_7 I' T_3$ .
- The control function is distinguished by one of the bits in **IR(0-11)**.
- Assign the symbol  $B_i$  to bit i of IR,
  - all control functions can be simply denoted by  $rB_i$ .
- After completion
  - The sequence counter SC is cleared to 0
  - The control goes back to fetch the next instruction with timing signal  $T_{\theta}$ .

Alon Schclar, Tel-Aviv College, 2009

# Register Reference Instructions

**TABLE 5-3** Execution of Register-Reference Instructions

```
D_7I'T_3 = r (common to all register-reference instructions)

IR(i) = B_i [bit in IR(0-11) that specifies the operation]
```

```
Clear SC
                       SC \leftarrow 0
               rB_{11}: AC \leftarrow 0
                                                                         Clear AC
       CLA
               rB_{10}: E \leftarrow 0
                                                                         Clear E
       CLE
       CMA rB_9: AC \leftarrow \overline{AC}
                                                                         Complement AC
       CME rB_8: E \leftarrow \overline{E}
                                                                         Complement E
                                                                         Circulate right
       CIR rB_7: AC \leftarrow \operatorname{shr} AC, AC(15) \leftarrow E, E \leftarrow AC(0)
       CIL rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                                                                         Circulate left
       INC rB_5: AC \leftarrow AC + 1
                                                                         Increment AC
       SPA rB_4: If (AC(15) = 0) then (PC \leftarrow PC + 1)
                                                                         Skip if positive
if-else SNA rB_3: If (AC(15) = 1) then (PC \leftarrow PC + 1)
                                                                         Skip if negative
       SZA rB_2: If (AC = 0) then PC \leftarrow PC + 1
                                                                         Skip if AC zero
loops
               rB_1: If (E = 0) then (PC \leftarrow PC + 1)
       SZE
                                                                         Skip if E zero
                       S \leftarrow 0 (S is a start-stop flip-flop)
       HLT
                                                                         Halt computer
                rB_0:
```


Taken from: M. Mano/Computer Design and Architecture 3rd Ed.


Alon Schclar, Tel-Aviv College, 2009

Example: CLA


- Hexadecimal code  $(7800)_{16} = (0111 \ 1000 \ 0000 \ 0000)_2$ .
- The first bit is a zero and is equivalent to I'.
- Next three bits are the opcode and are recognized from decoder output  $D_7$ .
- Bit 11 in IR is 1 and is recognized from  $B_{11}$ .
- The control function that initiates the microoperation for this instruction is

$$D_7 I' T_3 \overline{B}_{11} = r B_{11}.$$






# Memory Reference Instructions (MRI)



# Memory Reference Instructions (MRI)

At the end of the T<sub>3</sub> cycle, AR holds the effective Address



**2**0


### MRI - AND

At the end of the  $T_3$  cycle, AR  $D_{\overline{0}}$  holds the <u>effective Address</u>  $T_4$ 

 $AND : AC \leftarrow AC \land M[AR]$ 

 $D_0T_4: DR \leftarrow M[ARD]$ 

 $D_0T_5: AC \leftarrow AC \land DR, SC \leftarrow 0$ 




### MRI - AND >


At the end of the  $T_3$  cycle, AR  $D_{\overline{0}}$  holds the <u>effective Address</u>  $T_5$ 

 $AND : AC \leftarrow AC \land M[AR]$ 

 $D_0T_4: DR \leftarrow M[AR]$ 

 $D_0T_5: AC \leftarrow AC \land DR, SC \leftarrow 0$ 






### MRI - ADD

At the end of the  $T_3$  cycle, AR holds the effective Address

ADD : 
$$AC \leftarrow AC + M[AR]$$
,  
 $E \leftarrow C_{out}$ 

 $D_1T_4: DR \leftarrow M[AR]$ 

 $D_1T_5: AC \leftarrow AC + DR,$   $E \leftarrow C_{out}, SC \leftarrow 0$ 



### MRI - LDA

At the end of the T<sub>3</sub> cycle, AR holds the **effective Address** 


 $LDA : AC \leftarrow M[AR]$ 

 $D_2T_4: DR \leftarrow M[AR]$ 

 $D_2T_5$ : AC  $\leftarrow$  DR, SC  $\leftarrow$  0

Why not connecting the bus to the inputs of **AC**?

- a delay is encountered in the adder and logic circuit.
  - Time(Mem read) + Time(Bus transfer) + Time(A&L) > 1 cycle
- Not connecting the bus to the inputs of AC maintains
   one clock cycle per microoperation.




### MRI - STA


At the end of the T<sub>3</sub> cycle, AR holds the **effective Address** 

 $STA: M[AR] \leftarrow AC$ 

 $D_3T_4: M[AR] \leftarrow AC, SC \leftarrow 0$ 




### MRI - BUN



**2**6

### Conditional & Unconditional Jumps

conditional unconditional



• 27

### MRI - BSA

Branch to subroutine and save the return address

BSA: M[AR]  $\leftarrow$  PC, PC  $\leftarrow$  AR  $\leftarrow$ 

 $T_0: AR \leftarrow PC$ 

 $T_1: IR \leftarrow M[AR],$ 

 $PC \leftarrow PC + 1$ 

 $T_2: D_0,...,D_7 \leftarrow Decode\ IR(12-14)$ 

 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$ 

 $D_7$ ' $IT_3$ : AR  $\leftarrow$ M[AR]

 $O_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$ 

 $D_5T_5: PC \leftarrow AR, SC \leftarrow 0$ 

AR = 231PC = 231

IR = BSA 230

150: BSA 230 //subroutine call

main

151: INC

230: 151

231:...

232:...

255: 1 BUN 230 Dsubroutine ends here

routine begins here

# MRI – BUN (cont. BSA)

Branch to subroutine and save the return address

BSA: M[AR]  $\leftarrow$  PC, PC  $\leftarrow$  AR + 1

 $T_0: AR \leftarrow PC$ 

 $T_1: IR \leftarrow M[AR],$ 

 $PC \leftarrow PC + 1$ 

 $T_2: D_0,..,D_7 \leftarrow Decode IR(12-14)$ 

 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$ 

 $D_7$ ' $IT_3$ : AR  $\leftarrow$ M[AR]

 $D_4T_4: PC \leftarrow AR, SC \leftarrow 0$ 

main

150: BSA 230 //subroutine call

151 : INC

230: 151

routine begins here

231:...

232:...

255: 1 BUN 230 Dsubroutine ends here

PC = 151

AR = 151

IR = 1 BUN 230

### Increment memory word specified by the effective address

if the incremented value is equal to 0, PC is incremented by 1.

### Useful for loop indices:

- Place a negative number in memory word
- Increment with each loop iteration
- eventually reaches the value of zero
- At that time PC is incremented by one in order to skip the next instruction in the program.

No single microoperation to increment a word inside the memory

- First read the word into DR,
- increment DR,
- store the word back into memory

```
// set CTR to -100
LOP, ...
...
ISZ CTR
BUN LOP
```

Increment memory word and skip next instruction if memory word equals to zero.

 $D_6T_4$   $OR \leftarrow M[AR]$ 


 $D_6T_5: DR \leftarrow DR + 1$ 

 $D_6T_6: M[AR] \leftarrow DR$ 

if (DR = 0) then PC  $\leftarrow$  PC + 1,


 $SC \leftarrow 0$ 


106 : ISZ 202 107 : BUN 150 108 : BUN 090 ....



Increment memory word and skip next instruction if memory word equals to zero.

 $\begin{aligned} D_6T_4: DR &\leftarrow M[AR] \\ D_6T_5: DR &\leftarrow DR + 1 \\ D_6T_6: M[AR] &\leftarrow DR, \\ &\quad \text{if } (DR = 0) \text{ then } PC \leftarrow PC + 1, \\ &\quad SC \leftarrow 0 \end{aligned}$ 





Increment memory word and skip next instruction if memory word equals to zero.

 $D_6T_4: DR \leftarrow M[AR]$ 


 $D_6T_5: DR \leftarrow DR + 1$ 

 $D_6T_6: M[AR] \leftarrow DR$ 

if (DR = 0) then PC  $\leftarrow$  PC + 1,

 $SC \leftarrow 0$ 

106 : ISZ 202 107 : BUN 150 108 : BUN 090



# MRI – ISZ (another example)

Increment memory word and skip next instruction if memory word equals to zero.


 $D_6T_4$   $OR \leftarrow M[AR]$ 


 $D_6T_5: DR \leftarrow DR + 1$ 

 $D_6T_6: M[AR] \leftarrow DR$ 

if (DR = 0) then PC  $\leftarrow$  PC + 1,


 $SC \leftarrow 0$ 






Increment memory word and skip next instruction if memory word equals to zero.

 $\begin{aligned} D_6T_4:DR &\leftarrow M[AR] \\ D_6T_5:DR &\leftarrow DR + 1 \\ D_6T_6:M[AR] &\leftarrow DR, \\ &\quad \text{if } (DR = 0) \text{ then } PC \leftarrow PC + 1, \\ SC &\leftarrow 0 \end{aligned}$ 





Increment memory word and skip next instruction if memory word equals to zero.

 $D_6T_4: DR \leftarrow M[AR]$ 


 $D_6T_5: DR \leftarrow DR + 1$ 

 $D_6T_6: M[AR] \leftarrow DR$ ,

if (DR = 0) then PC  $\leftarrow$  PC + 1,

 $SC \leftarrow 0$ 

106 : ISZ 202 107 : BUN 150 108 : BUN 090 ....



# Memory Reference Flowchart

