

# Computer Architecture Lec 5b

Dr. Esti Stein

(Partly taken from Dr. Alon Schclar slides)

Based on slides by:

**Prof. Myung-Eui Lee**


Korea University of Technology & Education  
Department of Information & Communication

Taken from: **M.**


**Mano/Computer Design and  
Architecture 3<sup>rd</sup> Ed.**

# Going to Interrupt Cycle

Starts  
after  
decode





$$T_0'T_1'T_2'(IEN)(FGI+FGO) : R \leftarrow 1$$



# Interrupt Routine Arrangement in Memory

R = 1

Interrupt cycle



Don't care

Always the address of the IO service routine

Always the last instruction in the routine


# QUIZ2

Consider:

PC = 255 ,  $T_0 = 1$ , IEN = 1,  
FGI = 1, E = 1

Determine the content of the registers below after each tick of the sequence counter

I	E	PC	AR	IR	R	Tick end
-	1	255	-	-	0	initial
						$T_0$
						$T_1$
						$T_2$
						$T_3$



# Interrupt Cycle Execution

**R = 1**

Interrupt cycle

IEN	TR	PC	AR	R	tick
1		256		1	$T_0$
					$T_1$
					$T_2$

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 :

1 : 0 BUN 460

...

**Main Program**

255 : CLE

256 :

...

460 : ...

**IO Routine**

: ION

: 1 BUN 0

← PC

# Interrupt Cycle Execution

**R = 1**

Interrupt cycle

IEN	TR	PC	AR	R	tick
1	256	256	0	1	T <sub>0</sub>
					T <sub>1</sub>
					T <sub>2</sub>

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 :

1 : 0 BUN 460

...

**Main Program**

255 : CLE

256 :

...

460 : ...

**IO Routine**

: ION

: 1 BUN 0

← PC

# Interrupt Cycle Execution

R = 1

Interrupt cycle

IEN	TR	PC	AR	R	tick
1	256	256	0	1	T <sub>0</sub>
					T <sub>1</sub>
					T <sub>2</sub>

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 :  
1 : 0 BUN 460

**Main Program**  
255 : CLE  
256 :  PC

460 : ...  
**IO Routine**

: ION  
: 1 BUN 0

# Interrupt Cycle Execution

**R = 1**

Interrupt cycle

IEN	TR	PC	AR	R	tick
1	256	256	0	1	T <sub>0</sub>
1	256	0	0	1	T <sub>1</sub>
					T <sub>2</sub>

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 : 256

1 : 0 BUN 460

...

**Main Program**

255 : CLE

256 :

...

460 : ...

**IO Routine**

: ION

: 1 BUN 0

← PC



# Interrupt Cycle Execution

R = 1

Interrupt cycle

IEN	TR	PC	AR	R	tick
1	256	256	0	1	T <sub>0</sub>
1	256	0	0	1	T <sub>1</sub>
					T <sub>2</sub>

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 : 256

1 : 0 BUN 460

...

**Main Program**

255 : CLE  
256 : ← PC

...

460 : ...

**IO Routine**

: ION  
: 1 BUN 0

← PC

# Interrupt Cycle Execution

**R = 1**

Interrupt cycle

IEN	TR	PC	AR	R	tick
1	256	256	0	1	T <sub>0</sub>
1	256	0	0	1	T <sub>1</sub>
0	256	1	0	0	T <sub>2</sub>

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 : 256

1 : 0 BUN 460

← PC

...

**Main Program** 255 : CLE  
256 :

...

460 : ...

**IO Routine**

: ION

: 1 BUN 0

# Interrupt Cycle Execution

**R = 1**

Interrupt cycle

IEN	TR	PC	AR	R	tick
1	256	256	0	1	T <sub>0</sub>
1	256	0	0	1	T <sub>1</sub>
0	256	1	0	0	T <sub>2</sub>

Store return address  
in location 0  
 $M[0] \leftarrow PC$

Branch to location 1  
 $PC \leftarrow 1$

$IEN \leftarrow 0$   
 $R \leftarrow 0$

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

0 : 256

1 : 0 BUN 460

← PC

...

**Main Program**

255 : CLE

256 :

...

460 : ...

**IO Routine**

: ION

: 1 BUN 0

# QUIZ3

Determine the content of the registers at the end of the execution of each of the instructions mentioned below.

$RT_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$RT_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$RT_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$

IEN	I	IR	PC	AR	R	line
						1
						480
						481

0 : 256

1 : 0 BUN 460

...

**Main Program** 255 : CLE  
256 :

...

460 : ...

**IO Routine**

480 : ION

481 : 1 BUN 0

← PC

# Flowchart for computer operation




Figure 5-15 Flowchart for computer operation.

# Summery of Control Functions & Microoperations

Fetch	$R'T_0:$	$AR \leftarrow PC$
	$R'T_1:$	$IR \leftarrow M[AR], \quad PC \leftarrow PC + 1$
Decode	$R'T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14),$ $AR \leftarrow IR(0-11), \quad I \leftarrow IR(15)$
Indirect	$D_7IT_3:$	$AR \leftarrow M[AR]$
Interrupt:		
	$T_0T_1T_2(IEN)(FGI + FGO):$	$R \leftarrow 1$
	$RT_0:$	$AR \leftarrow 0, \quad TR \leftarrow PC$
	$RT_1:$	$M[AR] \leftarrow TR, \quad PC \leftarrow 0$
	$RT_2:$	$PC \leftarrow PC + 1, \quad IEN \leftarrow 0, \quad R \leftarrow 0, \quad SC \leftarrow 0$
Memory-reference:		
AND	$D_0T_4:$	$DR \leftarrow M[AR]$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, \quad SC \leftarrow 0$
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$
	$D_1T_5:$	$AC \leftarrow AC + DR, \quad E \leftarrow C_{out}, \quad SC \leftarrow 0$
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$
	$D_2T_5:$	$AC \leftarrow DR, \quad SC \leftarrow 0$
STA	$D_3T_4:$	$M[AR] \leftarrow AC, \quad SC \leftarrow 0$
BUN	$D_4T_4:$	$PC \leftarrow AR, \quad SC \leftarrow 0$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, \quad AR \leftarrow AR + 1$
	$D_5T_5:$	$PC \leftarrow AR, \quad SC \leftarrow 0$
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$
	$D_6T_5:$	$DR \leftarrow DR + 1$
	$D_6T_6:$	$M[AR] \leftarrow DR, \quad \text{if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), \quad SC \leftarrow 0$

# Summary of Control Functions & Microoperations

## Register-reference:

	$D_7I'T_3 = r$ (common to all register-reference instructions)
	$IR(i) = B_i$ ( $i = 0, 1, 2, \dots, 11$ )
	$r:$ $SC \leftarrow 0$
CLA	$rB_{11}: AC \leftarrow 0$
CLE	$rB_{10}: E \leftarrow 0$
CMA	$rB_9: AC \leftarrow \overline{AC}$
CME	$rB_8: E \leftarrow \overline{E}$
CIR	$rB_7: AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5: AC \leftarrow AC + 1$
SPA	$rB_4: \text{If } (AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$
SNA	$rB_3: \text{If } (AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$
SZA	$rB_2: \text{If } (AC = 0) \text{ then } PC \leftarrow PC + 1$
SZE	$rB_1: \text{If } (E = 0) \text{ then } (PC \leftarrow PC + 1)$
HLT	$rB_0: S \leftarrow 0$

## Input-output:

	$D_7IT_3 = p$ (common to all input-output instructions)
	$IR(i) = B_i$ ( $i = 6, 7, 8, 9, 10, 11$ )
	$p:$ $SC \leftarrow 0$
INP	$pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_9: \text{If } (FGI = 1) \text{ then } (PC \leftarrow PC + 1)$
SKO	$pB_8: \text{If } (FGO = 1) \text{ then } (PC \leftarrow PC + 1)$
ION	$pB_7: IEN \leftarrow 1$
IOF	$pB_6: IEN \leftarrow 0$

# QUIZ4

An output program resides in memory starting from address 2300.

It is executing after the computer recognizes an interrupt when FGO becomes a 1 (while IEN = 1).

1. What instruction must be placed at address 1?
2. What must be the last two instruction of the output program?

$R'T_0 : AR \leftarrow PC$

$RT_0 : AR \leftarrow 0, TR \leftarrow PC$

$R'T_1 : IR \leftarrow M[AR],$   
 $PC \leftarrow PC + 1$

$RT_1 : M[AR] \leftarrow TR,$   
 $PC \leftarrow 0$

$R'T_2 : D_0, \dots, D_7 \leftarrow$   
Decode IR(12-14)  
 $AR \leftarrow IR(0-11),$   
 $I \leftarrow IR(15)$

$RT_2 : PC \leftarrow PC + 1,$   
 $IEN \leftarrow 0,$   
 $R \leftarrow 0, SC \leftarrow 0$



# QUIZ4A

Implement the following instruction:

DEC :  $AC \leftarrow AC - 1$

Register-reference:

$D_7I'T_3 = r$  (common to all register-reference instructions)

$IR(i) = B_i$  ( $i = 0, 1, 2, \dots, 11$ )

$r$ :  $SC \leftarrow 0$

CLA

$rB_{11}$ :  $AC \leftarrow 0$

CLE

$rB_{10}$ :  $E \leftarrow 0$

CMA

$rB_9$ :  $AC \leftarrow \overline{AC}$

CME

$rB_8$ :  $E \leftarrow \overline{E}$

CIR

$rB_7$ :  $AC \leftarrow \text{shr } AC, \quad AC(15) \leftarrow E, \quad E \leftarrow AC(0)$

CIL

$rB_6$ :  $AC \leftarrow \text{shl } AC, \quad AC(0) \leftarrow E, \quad E \leftarrow AC(15)$

INC

$rB_5$ :  $AC \leftarrow AC + 1$

SPA

$rB_4$ : If  $(AC(15) = 0)$  then  $(PC \leftarrow PC + 1)$

SNA

$rB_3$ : If  $(AC(15) = 1)$  then  $(PC \leftarrow PC + 1)$

SZA

$rB_2$ : If  $(AC = 0)$  then  $PC \leftarrow PC + 1$

SZE

$rB_1$ : If  $(E = 0)$  then  $(PC \leftarrow PC + 1)$

HLT

$rB_0$ :  $S \leftarrow 0$