Chapter 7

Microprogrammed Control

Based on slides by:


Prof. Myung-Eui Lee

Korea University of Technology & Education Department of Information & Communication

Instruction implementation a different perspective

- What is a assembly program?
- A sequence of instructions
- The instructions are executes one after the other
- Except in branches
- Labels mark beginnings of Subroutines
- The following slide
- Regard it as a program (similar to assembly)
- Order of execution is determined according to T_i
- Generated by the Sequence Counter (SC)
- Labels are regarded as starting points of routines

TABLE 5-6 Control Functions and Microoperations for the Basic Computer



4


Symbolic microprogram (partial)

TABLE 7-2 Symbolic Microprogram (Partial)

	Label	Microoperations	СД	BR	AD
	ADD:	ORG 0 NOP READ ADD	HDD	CALL JMP JMP	INDRCT NEXT FETCH
	BRANCH: OVER:	ORG 4 NOP NOP NOP ARTPC	SULU	JMP JMP CALL JMP	OVER FETCH INDRCT FETCH
	STORE:	ORG 8 NOP ACTDR WRITE	dd+	CALL JMP JMP	INDRCT NEXT FETCH
	EXCHANGE:	ORG 12 NOP READ ACTDR, DRTAC WRITE	dddi	CALL JMP JMP JMP	INDRCT NEXT NEXT FETCH
Start here	FETCH: INDRCT:	ORG 64 PCTAR READ, INCPC DRTAR READ	ממממ	JMP JMP JMP RET	NEXT NEXT NEXT

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

Example Computer



Taken from: M.
Mano/Computer
Design and
Architecture 3rd Ed.

Instruction implementation a different perspective

- Order of execution
- common to all machine instructions Fetch & Decode
- Proceed to the appropriate routine according to the opcode
- Every instruction has its own microroutine

What is Microprogramming?

- Each row in Table 5-6 is called a **microinstruction**
- **Microprogram** The collection of all microinstructions
- Store the instruction implementation in special memory - Control unit memory
- Every microinstruction in a different control memory address

What is Microprogramming ? - cont.

- Each instruction is executed by performing the appropriate microinstructions
- FETCH + microroutine(s)
- Special hardware will be constructed to facilitate this way of execution
- Need a Microprogram Counter (similar to PC)
- Control Address Register (CAR)
- Need a mechanism to determine the address of the next instruction CAR++/Branch
- Sequencer
- Subroutine call and return mechanisms

Chap. 7 Microprogrammed Control(Control Unit)

7-1 Control Memory

Control Unit

- Initiate sequences of microoperations
- Control signal (that specify microoperations) in a bus-organized system
- groups of bits that select the paths in multiplexers, decoders, and arithmetic logic units
- Two major types of Control Unit
- Hardwired Control: in Chap. 5
- The control logic is implemented with gates, F/Fs, decoders, and other digital circuits
- Fast operation, Wiring change(if the design has to be modified)
- Microprogrammed Control: in this Chapter
- The control information is stored in a control memory, and the control memory is programmed to initiate the required sequence of microoperations
- + Any required change can be done by updating the microprogram in control memory,


Control Word

- The control variables at any given time can be represented by a string of 1's and 0's. The control values for the LD/CLR/INR of the CPU components
- Microprogrammed Control Unit
- A control unit whose binary control variables are stored in memory (control memory).

- Microinstruction: Control Word in Control Memory
- The microinstruction specifies one or more microoperations
- Microprogram
- A sequence of microinstruction
- » Dynamic microprogramming : Control Memory = RAM
- RAM can be used for writing (to change a writable control memory)
- Microprogram is loaded initially from an auxiliary memory such as a magnetic disk
- Static microprogramming: Control Memory = ROM
- Control words in ROM are made permanent during the hardware production.
- Microprogrammed control Organization: Fig. 7-1
- 1) Control Memory
- » A memory is part of a control unit: Microprogram
- » Computer Memory (employs a microprogrammed control unit)
- Main Memory: for storing user program (Machine instruction/data)

Control Memory: for storing microprogram (Microinstruction)

- 2) Control Address Register
- » Specify the address of the microinstruction
- 3) Sequencer (= Next Address Generator)
- Determine the address sequence that is read from control memory
- Next address of the next microinstruction can be specified several way depending on the sequencer input : *p. 217, [1, 2, 3, and 4]* **☆**



4) Control Data Register (=(Pipeline Register))

12

- » Hold the microinstruction read from control memory
- » Allows the execution of the microoperations specified by the control word simultaneously with the generation of the next microinstruction
- RISC Architecture Concept
- RISC(Reduced Instruction Set Computer) system use hardwired control rather than microprogrammed control : Sec. 8-8
- 7-2 Address Sequencing of microprogram
- Address Sequencing = Sequencer: Next Address Generator
- Selection of address for control memory
- Subroutine: program used by other ROUTINES ◆ Routine I
- Microinstruction are stored in control memory in groups
- Mapping
- Instruction Code ——— Address in control memory(where routine is located)
- Address Sequencing Capabilities: control memory address

1) Incrementing of the control address register

- 2) Unconditional branch or conditional branch, depending on status bit conditions
- 3) Mapping process (*bits of the instruction address for control memory*) New
- 4) A facility for subroutine return

nstruction

Address sequencing

Fetch

- When power is turned on in the computer
- An initial address is loaded into the control address register
- usually the address of the first microinstruction of the fetch routine/microprogram.
- Fetch routine may be sequenced by incrementing the control address register
- through the rest of its microinstructions. 3 microinstructions in total
- instruction (MI) is in the instruction register of the At the end of the fetch routine, the first machine computer.

Address sequencing – cont.

Determine effective address

- May be a microsubroutine
- Branch microinstruction
- At the end of its execution AR contains the effective address


Execute

- Generate microoperations (RTL)
- Depend on MI bits (opcode etc.
- Individual routines stored at given locations of control memory (one routine for each instruction)
- Its address obtained by mapping (different from branch)
- When finished start the fetch routine again
- Unconditional branch


Selection of address for control memory: Fig. 7-2

15

- Multiplexer
- ① CAR Increment
- ② JMP/CALL
- 3 Mapping
- 4 Subroutine Return
- CAR: Control Address Register
- CAR receive the address from
 - 4 different paths
- 1) Incrementer
- Branch address from control memory
- 3) Mapping Logic
- 4) SBR: Subroutine Register
- SBR : Subroutine Register
- » Return Address can not be stored in ROM
- Return Address for a subroutine is stored in SBR



Selection of address for control memory



Alon Schclar, Tel-Aviv College, 2009

Conditional Branching

- Status Bits
- » Control the conditional branch decisions generated in the Branch Logic
- **Branch Logic**
- otherwise, the control address register is just incremented. if (AC<0) then $PC\longleftarrow EA$ » Test the specified condition and Branch to the indicated address if the condition is met;

Status Bit Test Branch Logic

» 4 X 1 Mux Input Logic(**Tab. 7-4**)

Fig. 7-8

Mapping of Instruction: Fig. 7-3

Computer Instruction

Opcode

Mapping bits

Microinstruction Address

 $\mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x}$

instruction in control memory Starting address of micro-

- 4 bit Opcode = specify up to 16 distinct instruction
- Mapping Process: Converts the 4-bit Opcode to a 7-bit control memory address
- 1) Place a "0" in the most significant bit of the address
- » 2) Transfer 4-bit Operation code bits
- Microinstruction » 3) Clear the two least significant bits of the CAR (4
- Mapping Function: Implemented by Mapping ROM or PLD
- Control Memory Size: 128 words $(= 2^7)$

Subroutine

- Subroutines are programs that are used by other routines
- » Subroutine can be called from any point within the main body of the microprogram
- Microinstructions can be saved by subroutines that use common section of
- Memory Reference

p. 228, *Tab*. 7-2 INDRCT (

Operand: Effective Address

(Routine 0000000 - 0111111) FETCH INDRCT Subroutine)

- Subroutine ORG 64, 1000000 1111111 Subroutine must have a provision for
- storing the return address during a subroutine call Subroutine register (SBR)
- » restoring the address during a subroutine return
 - Last-In First Out(LIFO) Register Stack: Sec. 8-7

7-3 Microprogram Example

- Computer Configuration: Fig. 7-4
- 2 Memory: Main memory(instruction/data), Control memory(microprogram)
- » Data written to memory come from DR, and Data read from memory can go **only to DR**
- 4 CPU Register and ALU: DR, AR, PC, AC, ALU
- » DR can receive information from AC, PC, or Memory (selected by MUX)
- AR can receive information from PC or DR (selected by MUX)
- PC can receive information only from AR
- » ALU performs microoperation with data from AC and DR (
- 2 Control Unit Register: SBR, CAR

Instruction Format

<u>ე</u>

Instruction Format : Fig. 7-5(a)

» 1:1 bit for indirect addressing

» Opcode: 4 bit operation code

» Address: 11 bit address for system memory

Computer Instruction: Fig. 7-5(b)

» For simplicity: Only 4 out of the 16

▶ Microinstruction Format : Fig. 7-6

3 bit Microoperation Fields: F1, F2, F3

» Possible 21 Microops Tab. 7-1

at most 3 per microinstruction

000(no operation)

» two or more conflicting microoperations can not be specified simultaneously

010 001 000


Clear AC to 0 and subtract DR from AC at the same time

» Symbol DRTAC(F1 = 100) Reg T Reg

stand for a transfer from DR to AC (T = to)

Arithmetic logic and shift unit Memory 2048×16 뚬 CAR Control memory 128×20 Control unit Σ A 8 SBR

Example Computer



Architecture 3rd Ed. Figure 7-4 Cc

Mapping of instruction

- Each MI has its own microprogram/routine
- Mapping: Derive (fast) the microprogram starting address of every MI
- Assume control memory size: 128 = 27 words
- Address is 7 bits
- Derivation methods:
- Mapping process: 0 | xxxx | 00
- 4 microinstructions for each MI
- If not enough use some of addresses 1000000-111111
- Mapping function: a ROM holds the starting addresses
- Input is the opcode
- Output is the 7 bit control memory starting address

Computer Instructions

Figure 7-5 Computer instructions.

0	Address
10	
14 11	Opcode
15	Ι

(a) Instruction format

Description	$AC \leftarrow AC + M [EA]$	AC(15)=1 If $(AC < 0)$ then $(PC \leftarrow EA)$	$M[EA] \leftarrow AC$	$AC \leftarrow M[EA], M[EA] \leftarrow AC$	
Opcode	0000	0001	0010	0011	
Symbol	ADD	BRANCH	STORE	EXCHANGE	

EA is the effective address


Taken from: M.

Mano/Computer Design and

Architecture 3rd Ed.

(b) Four computer instructions Alon Schelar, Tel-Aviv College, 2009

Microinstruction Format



F1, F2, F3: Microoperation fields

CD: Condition for branching

BR: Branch field

AD: Address field

Figure 7-6 Microinstruction code format (20 bits).

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

F1 possible functions

F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE
S (30)		

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

F2 possible functions

F2 000 0010 0110	Microoperation None $AC \leftarrow AC - DR$ $AC \leftarrow AC \lor DR$	Symbol NOP SUB OR
	$AC \leftarrow AC \land DR$	AND
	$DR \leftarrow M[AR]$	READ
	$DR \leftarrow AC$	ACTDR
	$DR \leftarrow DR + 1$	INCDR
	$DR(0-10) \leftarrow PC$	PCTDR

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

F3 possible functions

Symbol	NOP	XOR	COM	SHIL	SHR	INCPC	ARTPC	
Microoperation	None	$AC \leftarrow AC \oplus DR$	$AC \leftarrow \overline{AC}$	$AC \leftarrow \text{shl } AC$	$AC \leftarrow \text{shr } AC$	$PC \leftarrow PC + 1$	$PC \leftarrow AR$	Reserved
F3	000	001	010	011	100	101	110	111

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

Simultaneous microoperations

Only possible when not contradicting

– DR ← M[AR] with F2 = 100

 $-PC \leftarrow PC + 1$ with F3 = 101

-F1F2F3 = 000 100 101

Impossible

 $-F1F2F3 = 010\ 001\ 000$

– clear AC to 0 and

subtract DR from AC at the same time.

2 bit Condition Fields: CD

28

00 : Unconditional branch, U =

01 : Indirect address bit, I = DR(15)

10 : Sign bit of AC, S = AC(15)

11 : Zero value in AC, **Z** = AC = 0

2 bit Branch Fields: BR

00 : JMP

 $1 CAR \leftarrow CAR + 1$ Condition = 0:

 $CAR \leftarrow AD$ Condition = 1:

01 : CALL

 $1 CAR \leftarrow CAR + 1$ Condition = 0: $CAR \leftarrow AD(SBR \leftarrow CAR + 1)$ Condition = 1:

» 10: RET

Restore Return Address

Save Return Address

» 11: MAP

 $CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

 $CAR \leftarrow SBR$

7 bit Address Fields : AD

» 128 word : 128 X 20 bit

Symbolic Microinstruction

 $\overline{\mathbb{O}}$ Label Field : Terminated with a colon (:)

② Microoperation Field: one, two, or three symbols, separated by commas

③ CD Field: U, I, S, or Z

4 BR Field: JMP, CALL, RET, or MAP



S AD Field

29

- a. Symbolic Address : Label (= Address)
- b. Symbol "NEXT": next address
- c. Symbol "RET" or "MAP" : AD field = 0000000
- ORG: Pseudoinstruction(define the origin, or first address of routine)

Fetch (Sub)Routine

- Memory Map(128 words): Tab. 7-2, Tab. 7-3
- » Address 0 to 63 : Routines for the 16 instruction **each no more than 4 micro-instructs**
- Subroutines: FETCH, INDRCT) » Address 64 to 127 : Any other purpose(
- Microinstruction for FETCH Subroutine







Address

Instruction Format

11 10

FETCH:

NEXT NEXT

Fetch subroutine

$AR \leftarrow PC$	
$DR \leftarrow M[AR], PC \leftarrow PC + 1$	
$AR \leftarrow DR(0-10), CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$	$CAR(0,1,6) \leftarrow 0$

	ORG 64			
FETCH:	PCTAR	Ω	$\mathbf{\Sigma}$	EX
	READ, INCPC	n	JMP	NEXT
	DRTAR	Ω		

BR AD	00 1000001 00 1000010 11 0000000
СД	8 8 8
F3	000 101 000
F2	000 100 000
F1	110 000 101
Binary Address	1000000 1000001 1000010

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

Symbolic Microprogram: 7ab. 7-2

31

- The execution of MAP microinstruction in FETCH subroutine
- » Branch to address 0xxxx00 (xxxx = 4 bit Opcode)
 - ADD : 0 0000 00 = 0
- BRANCH: 0 0001 00 = 4
- STORE: 0 0010 00 = 8
- EXCHANGE: 0.0011.00 = 12, (16, 20, ..., 60)
- Indirect Address : I = 1
- » Indirect Addressing : $AR \leftarrow M[AR]$
 - \blacksquare M[AR]->DR->AR
- » INDRCT subroutine

	$DR \leftarrow M[AR]$	$AR \leftarrow DR$	
			\
AD	NEXT	0	(
BR	JMP	RET	
CO	\supset	\supset	
Microoperat	READ	DRTAR	
Label	INDRCT:		

Symbolic microprogram (partial)

TABLE 7-2 Symbolic Microprogram (Partial)

Label	Microoperations	CD	BR	AD
ADD:	ORG 0 NOP READ ADD	- DD	CALL JMP JMP	INDRCT NEXT FETCH
BRANCH: OVER:	ORG 4 NOP NOP NOP ARTPC	CICS	JMP JMP CALL JMP	OVER FETCH INDRCT FETCH
STORE:	ORG 8 NOP ACTDR WRITE		CALL JMP JMP	INDRCT NEXT FETCH
EXCHANGE:	ORG 12 NOP READ ACTDR, DRTAC WRITE		CALL JMP JMP JMP	INDRCT NEXT NEXT FETCH
FETCH: INDRCT:	ORG 64 PCTAR READ, INCPC DRTAR READ DRTAR	ממממ	JMP JMP JMP RET	NEXT NEXT NEXT

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

33

Binary Microprogram for Control Memory (Partial)

TABLE 7-3 Binary Microprogram for Control Memory (Partial)

, in the second	Address	ress		Bir	nary M	Binary Microinstruction	ruction	
Mucro Routine	Decimal	Binary	F1	F2	F3	СД	BR	AD
ADD	0	0000000	000	000	000	01	01	1000011
	H	0000001	000	100	000	9	8	0000010
		0000010	001	000	000	8	8	1000000
	ĸ	0000011	000 000	000	000	8	00	1000000
BRANCH		0000100	000	000	000	10	8	0000110
	5	0000101	000	000	000	9	8	1000000
	9	0000110	000	000	000	01	01	1000011
	7	0000111	000	000	110	00	00	1000000
STORE	8	0001000	000	000	000	01	01	1000011
	6	0001001	000	101	000	8	8	0001010
N N N N N N N N N N N N N N N N N N N	10	0001010	111	000	000	8	8	1000000
	-	0001011	000 00	000	000	8	8	1000000
EXCHANGE	12	0001100	000	000	000	01	01	1000011
	13	0001101	001	000	000	00	00	0001110
	14	0001110	100	101	000	00	8	0001111
	15	0001111	111	000	000	00	00	1000000
FETCH	64	1000000	110	000	000	00	00	1000001
	65	1000001	000	100	101	90	00	1000010
	99	1000010	101	000	000	00	11	0000000
INDRCT	29	1000011	000	100	000	00	8	1000100
	89	1000100	101	000	000	00	10	0000000

Taken from: M. Mano/Computer Design and Architecture 3rd Ed. Alon Schclar, Tel-Aviv College, 2009

ADD

- The fetch subroutine reads the instruction into DR
- The MAP process produces 0 0000 00
- Sequencer continues at control address 0
- The effective address is calculated at address 0
- In case I=1 the INDRCT subroutine is called
- The execution is done by the microinstructions at addresses 1 and 2.
- The first reads the operand from memory into DR.
- The second adds the content of DR and AC and then jumps back to the beginning of the fetch routine.

BRANCH

- Branch to effective address if AC < 0.
- When sign is negative AC(15) = 1 status bit S = 1.
- Fetch
- The BRANCH routine
- if S = 0, no branch occurs
- the next microinstruction jumps back to the fetch routine without altering the content of PC.
 - If S = 1,
- the first JMP microinstruction transfers control to location
- at this location the INDRCT subroutine is called if I = 1.
- the effective address is transferred from AR to PC
- the microprogram jumps back to the fetch routine.

STORE

- Fetch
- The INDRCT subroutine is called if I = 1
- The content of AC is transferred into DR.
- A memory write stores the content of DR in a location specified by the effective address in AR

EXCHANGE

- Fetch
- The INDRCT subroutine is called if I = 1
- Read into DR the operand from in effective address
- Interchange contents of DR and AC
- third microinstruction.
- possible when using edge-triggered registers
- DR is stored back in memory.

38

Binary Microprogram: Tab. 7-3

Symbolic microprogram(Tab. 7-2) must be translated to binary either by means of an assembler program or by the user

Control Memory

» Most microprogrammed systems use a ROM for the control memory

Cheaper and faster than a RAM

Prevent the occasional user from changing the architecture of the system

7-4 Design of Control Unit

Decoding of Microinstruction Fields: Fig. 7-7

F1, F2, and F3 of Microinstruction are decoded with a 3 x 8 decoder *incurs delays*

Output of decoder must be connected to the proper circuit to initiate the corresponding microoperation (as specified in Tab. 7-1)

Simplifies but

F1 = 101 (5): **DRTAR** ҳ


39

F1 = 110 (6) : PCTAR

- Output 5 and 6 of decoder F1 are connected to the load input of AR (two input of OR gate)
- Multiplexer select the data from DR when output 5 is active
- Multiplexer select the data from AC when output 5 is inactive

Arithmetic Logic Shift Unit

- Control signal of ALU in hardwired control : p. 164, Fig. 5-19, 20
- Control signal will be now come from the output of the decoders associated with the AND, ADD, and DRTAC.



Microprogram Sequencer: Fig. 7-8

40


- Microprogram Sequencer select the next address for control memory
- MUX 1
- Select an address source and route to CAR
- ① CAR + 1
- ② JMP/CALL
- 3 Mapping
- 4 Subroutine Return
- JMP & CALL **≈**
- JMP : AD -> MUX 1 -> CAR
- CAR+1 (return address) -> SBR, CALL: AD-> MUX 1-> CAR LOAD(SBR) = 1

MUX 2

- » Test a status bit and the result of the test is applied to an input logic circuit
- One of 4 Status bit is selected by Condition bit (CD)

Design of Input Logic Circuit

- Select one of the source address(S₀, S₁) for
- » Enable the load input(L) in SBR



Microprogram sequencer for a control memory




Figure 7-8 Microprogram sequencer for a control memory. Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

TABLE 7-4 Input Logic Truth Table for Microprogram Sequencer

<i>8</i> 8	JMP		CALL		RET	MAP
Load SBR L	0	0	0	201 100	0	0
$\begin{array}{cc} MUX & 1 \\ S_1 & S_0 \end{array}$	0 0	0 1	0 0	0 1	1 0	1 1
Input $I_1 I_0 T$	0 0 0	0 0 1	0 1 0	0 1 1	1 0 ×	1 1 ×
BR Field	0 0	0 0	0 1	0 1	1 0	1 1

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.

Alon Schclar, Tel-Aviv College, 2009

Input Logic Truth Table: Tab. 7-4

43

» Input:

I₀, I₁ from Branch bit (BR)

T from MUX 2 (T)

» Output :

■ MUX 1 Select signal (S₀, S₁)

S1 = $I_1I_0' + I_1I_0 = I_1(I_0' + I_0) = I_1$ S0 = $I_1'I_0'T + I_1'I_0T + I_1I_0$ = $I_1'T(I_0' + I_0) + I_1I_0$ = $I_1'T + I_1I_0$

SBR Load signal (L)

