# Computer Architecture Lec 5b

Dr. Esti Stein

(Partly taken from Dr. Alon Schclar slides)

Based on slides by:


Prof. Myung-Eui Lee

Korea University of Technology & Education Department of Information & Communication

Taken from: M.


Mano/Computer Design and Architecture 3rd Ed.

#### Input / Output




• 2

### Our I/O Configuration



#### I/O Configuration

Figure 5-12 Input-output configuration.



#### I/O Configuration

Figure 5-12 Input-output configuration.




Figure 5-12 Input-output configuration. Input – output Serial Computer terminal communication registers and interface flip-flops **FGO** Receiver Printer **OUTR** interface Instruction: INP AC0100 0001 A Q100 0001 Keyboard interface

Figure 5-12 Input-output configuration. Input – output Serial Computer terminal communication registers and interface flip-flops Receiver Printer **OUTR** interface Instruction: INC 0100 0001 0100 0001 Transmitter Keyboard interface

Figure 5-12 Input-output configuration. Input – output Serial Computer terminal communication registers and interface flip-flops Receiver Printer **OUTR** interface Instruction: OUT 0100 0010 0100 0001 Transmitter Keyboard interface

Figure 5-12 Input-output configuration. Input – output Serial Computer terminal communication registers and interface flip-flops FGO 0100 0010 0100 0010 Instruction: OUT 0100 0010 0100 0001 Transmitter Keyboard interface

#### The I/O Instructions


#### **TABLE 5-5** Input-Output Instructions

```
D_7IT_3 = p (common to all input-output instructions)

IR(i) = B_i [bit in IR(6-11) that specifies the instruction]
```

		p:	$SC \leftarrow 0$	Clear SC
F800	INP	$pB_{11}$ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input character
F400	OUT	$pB_{10}$ :	$OUTR \leftarrow AC(0-7),  FGO \leftarrow 0$	Output character
F200	SKI	$pB_9$ :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$	Skip on input flag
F100	SKO	$pB_8$ :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$	Skip on output flag
F080	ION		IEN ←1	Interrupt enable on
<b>F04</b> 0	IOF	$pB_6$ :	$IEN \leftarrow 0$	Interrupt enable off

#### Determine Instruction Type



 $T_3$ 

Nothing

**Fetch** 

Decode

= 0 (direct)

#### The Interrupt

#### **BUSY WAIT:**

The computer is wasting time while checking the flag instead of doing some other useful processing task.

#### **ALTERNATIVE:**

The computer lets the external device inform when it is ready for the transfer.

Meanwhile, the computer can be busy with other tasks.

This mechanism is called: INTERRUPT

#### The Interrupt

- While running a program, the computer does not check the flags.
- When an I/O flag is set, the computer
  - Is informed
  - Is momentarily interrupted from proceeding with the current program
  - Deviates momentarily from what it is doing to take care of the I/O
  - Resumes program execution

Special procedure

# Controlling The Interrupt Facility

- Interrupt ENable flip-flop (IEN)
  - set to 1 via ION instruction
  - cleared to 0 by the *IOF* instruction
- When *IEN* is clear (=0)
  - the flags cannot interrupt the computer.
- When *IEN* is set (=1)
  - The computer can be interrupted.
- ION, IOF allow the programmer to decide whether or not to use the interrupt facility.

**1**4

#### Flowchart for interrupt cycle






Figure 5-13 Flowchart for interrupt cycle.

### Going to Interrupt Cycle



#### Interrupt Routine Arrangement in Memory




1

AR

PC

256

TR



R'T	<sub>0</sub> : AR ∢	– PC	

 $\mathbf{RT}_0$ : AR  $\leftarrow 0$ , TR  $\leftarrow$  PC

 $\mathbf{R'}\mathbf{T}_1 : \mathbf{IR} \leftarrow \mathbf{M}[\mathbf{AR}],$  $\mathbf{PC} \leftarrow \mathbf{PC} + \mathbf{1}$ 

 $\mathbf{R}\mathbf{T}_1: \mathbf{M}[\mathbf{A}\mathbf{R}] \leftarrow \mathbf{T}\mathbf{R}$ ,  $\mathbf{P}\mathbf{C} \leftarrow \mathbf{0}$ 

 $\mathbf{R'}\mathbf{T}_2: \mathbf{D}_0, ..., \mathbf{D}_7 \leftarrow$   $\mathbf{Decode} \ \mathbf{IR}(12\text{-}14)$   $\mathbf{AR} \leftarrow \mathbf{IR}(0\text{-}11),$   $\mathbf{I} \leftarrow \mathbf{IR}(15)$ 

 $\mathbf{RT}_2 : \mathbf{PC} \leftarrow \mathbf{PC} + 1,$   $\mathbf{IEN} \leftarrow 0,$  $\mathbf{R} \leftarrow 0, \mathbf{SC} \leftarrow 0$  0:

tick

 $T_0$ 

 $T_1$ 

 $T_2$ 

1: 0 BUN 460

• •

Main 255 : CLE Program<sup>256</sup> :


. . .

460: ...

**IO** Routine

: ION

: 1 BUN 0




0: 0 BUN 460 Main 255 : CLE Program<sup>256</sup>: 460: ...


**IO** Routine

ION

1 BUN 0




=PC



0: 2560 BUN 460 Main 255 : CLE =PC Program<sup>256</sup>: 460: ... **IO** Routine

ION

1 BUN 0



0: 256

1: 0 BUN 460

...

tick

 $T_0$ 

 $T_1$ 

 $T_2$ 

Main 255 : CLE Program<sup>256</sup> :

460: ...

**IO** Routine

: ION

: 1 BUN 0



R

1


0

tick

 $T_0$ 

 $T_1$ 

 $T_2$ 




0: 256 1: 0 BUN 460 Main 255 : CLE Program<sup>256</sup>: 460: ... **IO** Routine

ION

1 BUN 0

• 23



0: 2561: 0 BUN 460 Main 255 : CLE Program<sup>256</sup>: 460: ... **IO** Routine

ION

1 BUN 0

• 24

#### Flowchart for computer operation




Figure 5-15 Flowchart for computer operation.

# Summery of Control Functions & Microoperations

```
R'T_0: AR \leftarrow PC
Fetch
                                 R'T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1
                                 R'T_2: D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14),
Decode
                                            AR \leftarrow IR(0-11), I \leftarrow IR(15)
                               D_{1}^{\prime}IT_{3}:
                                            AR \leftarrow M[AR]
Indirect
Interrupt:
    T_0'T_1'T_2'(IEN)(FGI + FGO): R \leftarrow 1
                                  RT_0: AR \leftarrow 0, TR \leftarrow PC
                                  RT_1: M[AR] \leftarrow TR, PC \leftarrow 0
                                  RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-reference:
                                 D_0T_4: DR \leftarrow M[AR]
   AND
                                 D_0T_5: AC \leftarrow AC \wedge DR, SC \leftarrow 0
                                 D_1T_4: DR \leftarrow M[AR]
   ADD
                                 D_1T_5: AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                 D_2T_4: DR \leftarrow M[AR]
   LDA
                                 D_2T_5: AC \leftarrow DR, SC \leftarrow 0
                                 D_3T_4: M[AR] \leftarrow AC, SC \leftarrow 0
   STA
                                 D_4T_4: PC \leftarrow AR, SC \leftarrow 0
   BUN
                                 D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                                 D_5T_5: PC \leftarrow AR, SC \leftarrow 0
   ISZ
                                 D_6T_4: DR \leftarrow M[AR]
                                 D_6T_5: DR \leftarrow DR + 1
                                 D_6T_6: M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
```

# Summery of Control Functions & Microoperations

```
Register-reference:
                               D_7I'T_3 = r (common to all register-reference instructions)
                               IR(i) = B_i (i = 0, 1, 2, ..., 11)
                                   r: SC ← 0
                               rB_{11}: AC \leftarrow 0
  CLA
  CLE
                               rB_{10}: E \leftarrow 0
                                rB_0: AC \leftarrow \overline{AC}
  CMA
                                rB_8: E \leftarrow \overline{E}
  CME
                                rB_7: AC \leftarrow \operatorname{shr} AC, AC(15) \leftarrow E, E \leftarrow AC(0)
  CIR
  CIL
                                rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                                rB_5: AC \leftarrow AC + 1
  INC
  SPA
                                rB_4: If (AC(15) = 0) then (PC \leftarrow PC + 1)
                                rB_3: If (AC(15) = 1) then (PC \leftarrow PC + 1)
  SNA
                                rB_2: If (AC = 0) then PC \leftarrow PC + 1)
  SZA
  SZE
                                        If (E = 0) then (PC \leftarrow PC + 1)
                                rB_1:
  HLT
                                         S \leftarrow 0
                                rB_0:
Input-output:
                              D_7IT_3 = p (common to all input-output instructions)
                              IR(i) = B_i (i = 6, 7, 8, 9, 10, 11)
                                  p:
                                         SC \leftarrow 0
  INP
                               pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                               pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0
  OUT
                                pB_9: If (FGI = 1) then (PC \leftarrow PC + 1)
  SKI
                                pB_8: If (FGO = 1) then (PC \leftarrow PC + 1)
  SKO
                                        IEN \leftarrow 1
  ION
                                pB_7:
                                         IEN \leftarrow 0
  IOF
                                pB_6:
```

• 27

# The Basic Computer Components

- 1. A memory unit with 4096 words of 16 bits each
- 2. Nine registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
- 3. Seven flip-flops: I, S, E, R, IEN, FGI, and FGO (JK or D).
- **4.** Two decoders: a  $3 \times 8$  operation decoder and a  $4 \times 16$  timing decoder
- 5. A 16-bit common bus with 16 8×1 multiplexers
- **6.** Control logic gates
- 7. Adder and logic circuit connected to the input of AC


#### Control Logic Gates

DR


The inputs to this circuit comes from:

- 1. ]
- 2. IR (11:0)
- 3. AC (15:0) [is AC = 0, is AC < 0, is AC  $\geq$  0]
- 4. DR (15:0) [ is DR = 0]
- 5. S, E, R, IEN, FGI, FGO





#### Control Logic Gates




(SC)


#### Control of Registers

Here, the control inputs of a register Ri are:

LD (Ri), INC (Ri), CLR (Ri)

Register with INC, LD, CLR





## Control of Registers – AR(1)

Look for statements that change the content of the register

```
R'T_0:
                                             AR \leftarrow PC
Fetch
                                              IR \leftarrow M[AR], PC \leftarrow PC + 1
                                  R'T_1:
                                              D_0, \ldots, D_7 \leftarrow Decode IR(12-14),
                                  R'T_2:
Decode
                                              AR \leftarrow IR(0-11), I \leftarrow IR(15)
                                              AR \leftarrow M[AR]
Indirect
                                D'_{1}T_{3}:
Interrupt:
    T_0'T_1'T_2'(IEN)(FGI + FGO):
                                              R \leftarrow 1
                                              AR \leftarrow 0, TR \leftarrow PC
                                   RT_0:
                                   RT_1:
                                              M[AR] \leftarrow TR, PC \leftarrow 0
                                   RT_2:
                                              PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-reference:
                                             DR \leftarrow M[AR]
   AND
                                  D_0T_4:
                                             AC \leftarrow AC \land DR, SC \leftarrow 0
                                  D_0T_5:
                                  D_1T_4:
                                             DR \leftarrow M[AR]
   ADD
                                              AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                  D_1T_5:
                                  D_2T_4:
                                            DR \leftarrow M[AR]
   LDA
                                  D_2T_5:
                                             AC \leftarrow DR, SC \leftarrow 0
                                  D_3T_4:
                                             M[AR] \leftarrow AC, SC \leftarrow 0
   STA
                                             PC \leftarrow AR, SC \leftarrow 0
   BUN
                                  D_4T_4:
                                             M[AR] \leftarrow PC, \quad AR \leftarrow AR + 1
   BSA
                                  D_5T_4:
                                  D_5T_5: PC \leftarrow AR, SC \leftarrow 0
   ISZ
                                  D_6T_4:
                                             DR \leftarrow M[AR]
                                  D_6T_5:
                                             DR \leftarrow DR + 1
                                              M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                                  D_6T_6:
```

## Control of Registers – AR(2)

Look for statements that change the content of the register

```
Register-reference:
                               D_7I'T_3 = r (common to all register-reference instructions)
                               IR(i) = B_i (i = 0, 1, 2, ..., 11)
                                         SC \leftarrow 0
                                   Γ:
                                      AC \leftarrow 0
                                rB_{11}:
                                rB_{10}: E \leftarrow 0
  CMA
                                rB_0: AC \leftarrow \overline{AC}
                                rB_{R}: E \leftarrow \overline{E}
  CME
  CIR
                                rB_7: AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)
  CIL
                                rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
                                rB_5: AC \leftarrow AC + 1
  INC
  SPA
                                rB_4: If (AC(15) = 0) then (PC \leftarrow PC + 1)
                                rB_3: If (AC(15) = 1) then (PC \leftarrow PC + 1)
  SNA
  SZA
                                rB_2: If (AC = 0) then PC \leftarrow PC + 1
                                rB_1: If (E = 0) then (PC \leftarrow PC + 1)
  SZE
  HLT
                                          S \leftarrow 0
                                rB_0:
Input-output:
                               D_7IT_3 = p (common to all input-output instructions)
                               IR(i) = B_i (i = 6, 7, 8, 9, 10, 11)
                                          SC \leftarrow 0
                                   p:
  INP
                               pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0
   OUT
                               pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                                pB_9: If (FGI = 1) then (PC \leftarrow PC + 1)
   SKI
   SKO
                                pB_8:
                                          If (FGO = 1) then (PC \leftarrow PC + 1)
   ION
                                pB_7:
                                          IEN \leftarrow 1
                                          IEN \leftarrow 0
   IOF
                                pB_6:
```

## Control of Registers – AR(3)

#### Extract the RTL statements that was chosen

```
R'T_0:
                                              AR \leftarrow PC
Fetch
                                                                                                         R'T_0: \overline{AR} \leftarrow \overline{PC}
                                               IR \leftarrow M[AR], PC \leftarrow PC + 1
                                  R'T_1:
                                  R'T_2:
                                               D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14),
Decode
                                                                                                         R'T_2:AR \leftarrow IR(0-11)
                                               AR \leftarrow IR(0-11), I \leftarrow IR(15)
                                 D'_{2}IT_{3}:
                                               AR \leftarrow M[AR]
Indirect
Interrupt:
                                                                                                          D_7'IT_3:AR \leftarrow M[AR]
     T_0'T_1'T_2'(IEN)(FGI + FGO):
                                               R \leftarrow 1
                                               AR \leftarrow 0, TR \leftarrow PC
                                    RT_0:
                                               M[AR] \leftarrow TR, PC \leftarrow 0
                                    RT_1:
                                               PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                                    RT_2:
Memory-reference:
                                                                                                         RT_0: AR \leftarrow 0
   AND
                                   D_0T_4:
                                               DR \leftarrow M[AR]
                                               AC \leftarrow AC \land DR, SC \leftarrow 0
                                   D_0T_5:
                                   D_1T_4:
                                               DR \leftarrow M[AR]
   ADD
                                               AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                   D_1T_5:
                                   D_2T_4:
                                               DR \leftarrow M[AR]
   LDA
                                               AC \leftarrow DR, SC \leftarrow 0
                                   D_2T_5:
                                   D_3T_4:
                                               M[AR] \leftarrow AC, SC \leftarrow 0
   STA
                                               PC \leftarrow AR, SC \leftarrow 0
   BUN
                                   D_4T_4:
                                                                                                         D_5T_4: AR \leftarrow AR + 1
                                               M[AR] \leftarrow PC, \quad AR \leftarrow AR + 1
   BSA
                                   D_5T_4:
                                               PC \leftarrow AR, SC \leftarrow 0
                                   D_5T_5:
   ISZ
                                   D_6T_4:
                                               DR \leftarrow M[AR]
                                   D_6T_5:
                                               DR \leftarrow DR + 1
                                               M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                                   D_6T_6:
                                                                                                                                       34
```

### Control of Registers – AR(4)

Divide the RTL statements according to the register

control inputs

The control inputs of register AR are:

LD (R), INC (R), CLR (R)

**LD** (R) = 
$$R'T_0 + R'T_2 + D_7'IT_3$$

**INC** (R) = 
$$D_5T_4$$

$$CLR(R) = RT_0$$

 $R'T_0:AR \leftarrow PC$ 

 $R'T_2:AR \leftarrow IR(0-11)$ 


 $D_7'IT_3:AR \leftarrow M[AR]$ 

 $RT_0: AR \leftarrow 0$ 

 $D_5T_4:AR \leftarrow AR+1$ 

## Control of Registers – AR(5)

Construct the logic circle for these inputs




• 36

## Control of Memory

Here, the control inputs of the memory are:

READ, WRITE



## Control of Memory

Look for statements that READs from the memory:  $\leftarrow$  M[AR]

```
Fetch
                                  R'T_0:
                                           IR \leftarrow M[AR], PC \leftarrow PC + 1
                                  R'T_1:
                                              D_0, \ldots, D_7 \leftarrow Decode IR(12-14),
                                 R'T_2:
Decode
                                               4R \leftarrow IR(0-11), \quad I \leftarrow IR(15)
                                D_7'IT_3:
Indirect
Interrupt:
    T_0'T_1'T_2'(IEN)(FGI + FGO):
                                          R ← 1
                                   RT_0: AR \leftarrow 0, TR \leftarrow PC
                                   RT_1: M[AR] \leftarrow TR, PC \leftarrow 0
                                   RT<sub>2</sub>: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-reference:
                                             DR \leftarrow M[AR]
   AND
                                  D_0T_4:
                                  D_0T_5: AC \leftarrow AC \wedge \overline{D}R, SC \leftarrow 0
                                             DR \leftarrow M[AR]
   ADD
                                  D_1T_4:
                                              AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                  D_1T_5:
                                              DR \leftarrow M[AR]
  LDA
                                  D_2T_4:
                                              AC \leftarrow DR, SC \leftarrow 0
                                  D_2T_5:
                                  D_3T_4: M[AR] \leftarrow AC, SC \leftarrow 0
   STA
   BUN
                                  D_4T_4: PC \leftarrow AR, SC \leftarrow 0
                                          M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                                  D_5T_4:
                                  D_5T_5: PC \leftarrow AR, SC \leftarrow 0
                                  D_6T_4: DR \leftarrow M[AR]
   ISZ
                                  D_6T_5:
                                              DR \leftarrow DR + 1
                                  D_6T_6:
                                              M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
```

## Control of Memory


#### READ = $R'T_1 + D_7'IT_3 + (D_0 + D_1 + D_2 + D_6)T_4$

```
Fetch
                                  R'T_0: AR \leftarrow PC
                                           IR \leftarrow M[AR], PC \leftarrow PC + 1
                                  R'T_1:
                                  R'T_2:
                                              \overline{D}_0, \ldots, \overline{D}_7 \leftarrow \overline{D} ecode IR(12-14),
Decode
                                               AR \leftarrow IR(0-11), I \leftarrow IR(15)
                                              AR \leftarrow M[AR]
                                 D_7'IT_3:
Indirect
Interrupt:
    T_0'T_1'T_2'(IEN)(FGI + FGO):
                                              R \leftarrow 1
                                    RT_0:
                                           AR \leftarrow 0, TR \leftarrow PC
                                    RT_1:
                                           M[AR] \leftarrow TR, PC \leftarrow 0
                                    RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-reference:
                                               DR \leftarrow M[AR]
                                  D_0T_4:
   AND
                                              AC \leftarrow AC \land DR, SC \leftarrow 0
                                  D_0T_5:
                                  D_1T_4:
                                              DR \leftarrow M[AR]
   ADD
                                              AC \cdot AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                  D_1T_5:
                                              DR \leftarrow M[AR]
                                  D_2T_4:
   LDA
                                             AC \leftarrow DR, SC \leftarrow 0
                                  D_2T_5:
                                           M[AR] \leftarrow AC, SC \leftarrow 0
                                  D_3T_4:
   STA
   BUN
                                  D_AT_A: PC \leftarrow AR, SC \leftarrow 0
                                  D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                                  D_5T_5: C \leftarrow AR, SC \leftarrow 0
   ISZ
                                  D_6T_4:
                                              DR \leftarrow M[AR]
                                  D_6T_5:
                                               DR \leftarrow DR + 1
                                               M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                                   D_6T_6:
```

• 39

## Flip-flop Control

- 1. A memory unit with 4096 words of 16 bits each
- 2. Nine registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
- 3 Seven flip-flops: I, S, E, R, IEN, FGI, and FGO
- **4.** Two decoders: a  $3 \times 8$  operation decoder and a  $4 \times 16$  timing decoder
- 5. A 16-bit common bus
- 6. Control logic gates
- 7. Adder and logic circuit connected to the input of AC



## Flip-flop Control - IEN

#### Look for statements that change the content of IEN

```
R'T_0:
Fetch
                                              AR \leftarrow PC
                                  R'T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1
                                   R'T_2: D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14),
Decode
                                               AR \leftarrow IR(0-11), I \leftarrow IR(15)
                                 D'_{1}T_{3}:
                                               AR \leftarrow M[AR]
Indirect
Interrupt:
     T_0'T_1'T_2'(IEN)(FGI + FGO):
                                              R \leftarrow 1
                                                                                                     \overline{RT_2}: \overline{IEN} \leftarrow 0
                                              AR \leftarrow 0, TR \leftarrow PC
                                    RT_0:
                                    RT_1: M[AR] \leftarrow TR PC \leftarrow 0

RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-reference:
   AND
                                   D_0T_4:
                                              DR \leftarrow M[AR]
                                              AC \leftarrow AC \land DR, SC \leftarrow 0
                                   D_0T_5:
                                   D_1T_4: DR \leftarrow M[AR]
   ADD
                                              AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                   D_1T_5:
                                   D_2T_4: DR \leftarrow M[AR]
   LDA
                                   D_2T_5: AC \leftarrow DR, SC \leftarrow 0
                                   D_3T_4:
                                              M[AR] \leftarrow AC, SC \leftarrow 0
   STA
                                   D_4T_4: PC \leftarrow AR, SC \leftarrow 0
   BUN
                                   D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                                   D_5T_5: PC \leftarrow AR, SC \leftarrow 0
                                   D_hT_A: DR \leftarrow M[AR]
   ISZ
                                   D_6T_5:
                                              DR \leftarrow DR + 1
                                               M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                                   D_6T_6:
```


## Flip-flop Control - IEN

#### Look for statements that change the content of IEN

```
Register-reference:
                               D_7I'T_3 = r (common to all register-reference instructions)
                               IR(i) = B_i (i = 0, 1, 2, ..., 11)
                                         SC \leftarrow 0
                                   T:
                                      AC \leftarrow 0
  CLA
                               rB_{11}:
  CLE
                               rB_{10}: E \leftarrow 0
                                rB_0: AC \leftarrow \overline{AC}
  CMA
                                rB_{R}: E \leftarrow \overline{E}
  CME
  CIR
                                rB_7: AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)
                                rB_6: AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
  CIL
                                rB_5: AC \leftarrow AC + 1
  INC
  SPA
                                rB_4: If (AC(15) = 0) then (PC \leftarrow PC + 1)
                                rB_3: If (AC(15) = 1) then (PC \leftarrow PC + 1)
  SNA
                                rB_2: If (AC = 0) then PC \leftarrow PC + 1
  SZA
                                rB_1: If (E = 0) then (PC \leftarrow PC + 1)
  SZE
  HLT
                                          S \leftarrow 0
                                rB_0:
Input-output:
                              D_7IT_3 = p (common to all input-output instructions)
                               IR(i) = B_i (i = 6, 7, 8, 9, 10, 11)
                                         SC \leftarrow 0
                                  p:
                                                                                      pB_7: IEN \leftarrow 1
  INP
                               pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                               pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0
  OUT
                                          If (FGI = 1) then (PC \leftarrow PC + 1)
  SKI
                                pB_9:
                                                                                      pB_6: IEN \leftarrow 0
                                        H(FGO = 1) then (PC \leftarrow PC + 1)
  SKO
                                pB_8:
                                          IFN ← 1
  ION
                                pB_7:
  IOF
                                          IEN \leftarrow 0
                                pB_6:
                                                                                                     • 42.
```

## Flip-flop Control - IEN

Construct the logic circle for these inputs



• 43

The bus is controlled by the selection inputs :  $S_2 S_1 S_0$ 


TABLE 5-7 Encoder for Bus Selection Circuit

Inputs							Outputs			Register
$x_1$	<i>x</i> <sub>2</sub>	<i>x</i> <sub>3</sub>	<b>X</b> <sub>4</sub>	<i>x</i> <sub>5</sub>	<i>x</i> <sub>6</sub>	x <sub>7</sub>	S2	Sı	So	selected for bus
n	0	0	0	0	0	0	0	0	0	None
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IŔ
Ú	Û	Û	Ú	0	1		1		Û	TR
0	0	0	0	0	0	1	1	1	1	Memory

$$S_0 = x_1 + x_3 + x_5 + x_7$$

$$S_1 = x_2 + x_3 + x_6 + x_7$$

$$S_2 = x_4 + x_5 + x_6 + x_7$$



The bus is controlled by the selection inputs :  $S_2 S_1 S_0$ 


$$S_0 = X_1 + X_3 + X_5 + X_7$$

$$S_1 = X_2 + X_3 + X_6 + X_7$$

$$S_2 = X_4 + X_5 + X_6 + X_7$$

When  $x_1 = 1$  the value of  $S_2S_1S_0$  must be 001, and the output of AR will be selected for the bus.

Look for:




```
R'T_0:
                                           AR \leftarrow PC
Fetch
                                R'T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1
                                R'T_2: D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14),
Decode
                                            AR \leftarrow IR(0-11), I \leftarrow IR(15)
Indirect
                               D'_{1}IT_{3}:
                                            AR \leftarrow M[AR]
Interrupt:
    T_0'T_1'T_2'(IEN)(FGI + FGO):
                                           R \leftarrow 1
                                  RT_0:
                                           AR \leftarrow 0, TR \leftarrow PC
                                  RT_1:
                                           M[AR] \leftarrow TR, PC \leftarrow 0
                                           PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                                  RT_{2}:
Memory-reference:
   AND
                                D_0T_4: DR \leftarrow M[AR]
                                           AC \leftarrow AC \land DR, SC \leftarrow 0
                                D_0T_5:
                                D_1T_4: DR \leftarrow M[AR]
   ADD
                                           AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                D_1T_5:
                                D_2T_4: DR \leftarrow M[AR]
   LDA
                                D_2T_5: AC \leftarrow DR, SC \leftarrow 0
                                           M[AR] \leftarrow AC, SC \leftarrow 0
                                D_3T_4:
   STA
                                                                                       X_1 = D_4 T_4 + D_5 T_5
                                           PC \leftarrow AR. SC \leftarrow 0
   BUN
                                D_4T_4:
                                           M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                                D_5T_4:
                                           PC \leftarrow AR, SC \leftarrow 0
                                D_5T_5:
   ISZ
                                D_6T_4:
                                           DR \leftarrow M[AR]
                                D_6T_5:
                                           DR \leftarrow DR + 1
                                           M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                                 D_6T_6:
```


## The Boolean functions for the Encoder

$$S_0 = X_1 + X_3 + X_5 + X_7$$

$$S_1 = x_2 + x_3 + x_6 + x_7$$

$$S_2 = x_4 + x_5 + x_6 + x_7$$






# The Basic Computer Components

- 1. A memory unit with 4096 words of 16 bits each
- 2. Nine registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
- 3. Seven flip-flops: I, S, E, R, IEN, FGI, and FGO (JK or D).
- **4.** Two decoders: a  $3 \times 8$  operation decoder and a  $4 \times 16$  timing decoder
- 5. A 16-bit common bus with 16 8×1 multiplexers
- **6.** Control logic gates
- 7. Adder and logic circuit connected to the input of AC

• 48


# Design the Accumulator Logic

The circuits associated with the AC register are shown here:



# Design the Accumulator Logic

Figure 5-19 Circuits associated with AC.



## Design the AC Control

Look for statements that change the AC register

```
LOAD
             AC \leftarrow AC \land DR
D_0T_5:
                                                         AND with DR
D_1T_5:
             AC \leftarrow AC + DR
                                                         Add with DR
D_2T_5:
            AC \leftarrow DR
                                                         Transfer from DR
             AC(0-7) \leftarrow INPR
                                                         Transfer from INPR
pB_{11}:
             AC \leftarrow \overline{AC}
  rB_9:
                                                         Complement
                                                         Shift right
  rB_7:
             AC \leftarrow \text{shr } AC, AC(15) \leftarrow E
             AC \leftarrow \text{shl } AC, \quad AC(0) \leftarrow E
                                                         Shift left
  rB_6:
             AC \leftarrow 0
 rB_{11}:
                                                         Clear
             AC \leftarrow AC + 1
  rB_5:
                                                         Increment
```


## Design the AC Logic

Figure 5-20 Gate structure for controlling the LD, INR, and CLR of AC.


From adder 16 16

To bus

Clock



## One AC Block, bit i∈{0..15}



## One AC Block, bit i∈{0...15}

