TLB - Faster translation (ch. 19)

Operating Systems
Based on: Three Easy Pieces by Arpaci-Dusseaux

Moshe Sulamy

Tel-Aviv Academic College

Translation Lookaside Buffer (TLB)

- Mitigating the extra memory accesses needed for translation.
- A special purpose cache in the MMU.
- They key is the virtual address.
- The value is the pte.
- Like all caches:
 - Associative or set associative
 - Replacement policy when full.
- Always remember it is just a chache. No functionality change.

- Translation-lookaside buffer
 - Part of the MMU
 - Hardware cache of popular translations
- On each memory reference:
 - TLB hit: translation performed quickly
 - Extract PFN for VPN in hardware
 - TLB miss: consult page table
 - Update the TLB
 - Retry the instruction

• Example: accessing a 10 elements array in a loop

			Off	set		
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06		6	1[0]	a[1] a	[2]
VPN = 07	a[3] a	[4]	a[5		[6]
VPN = 08	a[7] ¦ a	[8]	a[9	9]	
VPN = 09						
VPN = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15						

• Example: accessing a 10 elements array in a loop

	Offset					
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06			a[0]	a[1] a	[2]
VPN = 07	a[:	3]	a[4]	a[5] a	[6]
VPN = 08	a[7]	a[8]	a[9	1	
VPN = 09						
VPN = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15						

- miss, hit, hit, miss, hit, hit, hit, miss, hit, hit
- 3 misses and 7 hits

• Example: accessing a 10 elements array in a loop

	Offset					
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06		6	a[0]	a[1		
VPN = 07	a[3] a	a[4]	a[5] a[6]
VPN = 08	a[7] ¦ a	a[8]	a[9		
VPN = 09						
VPN = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15						

- miss, hit, hit, miss, hit, hit, hit, miss, hit, hit
- 3 misses and 7 hits

TLB **hit rate** is 70%

• Example: accessing a 10 elements array in a loop

	Offset					
0	0	04	0	8	12	16
VPN = 00						
VPN = 01						
VPN = 02						
VPN = 03						
VPN = 04						
VPN = 05						
VPN = 06			a[0]	a[1] a	[2]
VPN = 07	a[:	3]	a[4]	a[5] a	[6]
VPN = 08	a[7]	a[8]	a[9	1	
VPN = 09						
VPN = 10						
VPN = 11						
VPN = 12						
VPN = 13						
VPN = 14						
VPN = 15						

- miss, hit, hit, miss, hit, hit, hit, miss, hit, hit
- 3 misses and 7 hits

TLB **hit rate** is 70%

 TLB improves performance due to spatial locality

Locality

Spatial Locality

• If a program accesses memory at address x, it will likely soon access memory near x

Locality

Spatial Locality

• If a program accesses memory at address x, it will likely soon access memory near x

Temporal Locality

- Recently accessed instruction or data will likely be re-accessed soon
- Access array after loop: even better performance

TLB Miss

- Who handles a TLB miss?
 - Hardware or software (OS)?

TLB Miss

- Who handles a TLB miss?
 - Hardware or software (OS)?
- Usually hardware (x86, riscv). Can be software (some mipses)

TLB Miss

- Who handles a TLB miss?
 - Hardware or software (OS)?
- Usually hardware (x86, riscv). Can be software (some mipses)
- If software-managed TLB
 - TLB miss raises an exception
 - Trap handler will lookup translation in the page table and update TLB

TLB Contents

- Typical TLB: Nowadays can be several throusands entries
- Full associative, set associative, or direct are possible.

$$VPN \mid PFN \mid$$
 other bits

• Usually a copy of the PTE.

• On context switch, TLB contents usually are flushed

Process 1

Process 2


Page 0 Page 1 Page 2

Page	0
Page	1

Page	0
Page	1
Page	2


VPN	PFN	Valid	prot
2	100	1	rwx

• On context switch, TLB contents usually are flushed



VPN	PFN	Valid	prot
2	100	1	rwx

On context switch, TLB contents usually are flushed




Page 0
Page 1
Page 2

Page 0
Page 1
Page 2

VPN	PFN	Valid	prot
2	100	1	rwx

• On context switch, TLB contents usually are flushed



VPN	PFN	Valid	prot
2	100	1	rwx

• On context switch, TLB contents usually are flushed

Process 1

Process 2

Page 0 Page 1 Page 2

Page	0
Page	1

Page 2

VPN	PFN	Valid	prot	ASID
2	100	1	rwx	1

Mitigating TLB flush

Unless there are ASIDs

VPN	PFN	Valid	prot	ASID	
10	101	1	r-x	1	
_	_	_	_	_	
50	101	1	r-x	2	
_	_	_	_	_	

Replacement Policy

(This is the same as every other cache!)

- When inserting a new TLB entry:
 - Have to replace an old one
 - Which TLB entry should be replaced?

Replacement Policy

(This is the same as every other cache!)

- When inserting a new TLB entry:
 - Have to replace an old one
 - Which TLB entry should be replaced?
- Common approaches:
 - Least-recently-used (LRU)
 - Random policy
 - When is it better?


Replacement Policy

(This is the same as every other cache!)

- When inserting a new TLB entry:
 - Have to replace an old one
 - Which TLB entry should be replaced?
- Common approaches:
 - Least-recently-used (LRU)
 - Random policy
 - When is it better?
 - Consider TLB of size n, loop over n+1 pages
 - LRU misses on every access


Abomination

Another attempt:



PFN	valid	prot	present	dirty
10	1	r-x	1	0
_	0	_	_	_
_	0	_	-	_
_	0	_	-	_
15	1	rw-	1	1
_	0	_	-	_
_	0	_	-	_
3	1	rw-	1	1
23	1	rw-	1	1


Another attempt:



PFN	valid	prot	present	dirty
10	1	r-x	1	0
-	0	-	-	-
-	0	-	-	_
-	0	-	-	-
15	1	rw-	1	1
-	0	-	-	-
-	0	_	_	_
3	1	rw-	1	1
23	1	rw-	1	1

Most of the page table is unused

- Page table for each segment
- Base and bound to physical page table
 - The bounds register indicates end of page table
 - i.e., how many valid pages it has



- Not without problems
 - Inherits segmentation issues
 - Large, sparsely-used heap can end up with page table waste
 - External fragmentation
 - Page tables of arbitrary size
 - Hard to find space for arbitrary size page tables

Inverted Page Tables

Interesting idea. Unreasonable limitation.

- Keep a single page table
 - Entry for each physical page
 - Keeps which process is using the page, virtual page it maps to
 - Use hash table to speed up lookups

Swapping

- Relax assumption that physical memory suffices
- Page tables may be too big to fit into memory
- Use kernel virtual memory
 - Virtual memory allows us to swap pages to disk
 - Our next topic

Summary

- Fixed size pages, mapped to physical page frames
- Translation with TLB
 - TLB hit: fast
 - TLB miss: slow, update TLB and retry instruction
- Multi-level page tables
 - Divide page table into pages
 - The page directory