

Computer Architecture Lec 5a

Dr. Esti Stein

(Partly taken from Dr. Alon Schclar slides)

Based on slides by:

Prof. Myung-Eui Lee

Korea University of Technology & Education
Department of Information & Communication


Taken from: **M.**

**Mano/Computer Design and
Architecture 3rd Ed.**

Instruction Cycle

*Instruction
Fetch*

Obtain instruction from
program storage in memory



Instruction Cycle


*Instruction
Fetch*




*Instruction
Decode*

Obtain instruction from
program storage in memory

Determine required actions
and instruction size




Instruction Cycle




Obtain instruction from program storage in memory

Determine required actions and instruction size

Locate and obtain operand data



Instruction Cycle




Obtain instruction from program storage in memory


Determine required actions and instruction size

Locate and obtain operand data

Compute result value or status



Instruction Cycle




Obtain instruction from program storage in memory

Determine required actions and instruction size


Locate and obtain operand data

Compute result value or status

Deposit results in storage



Instruction Cycle




Instruction - FETCH

*Instruction
Fetch*

Obtain instruction from
program storage in
memory

$T_0 : AR \leftarrow PC$




Instruction - FETCH

*Instruction
Fetch*




Obtain instruction from
program storage in
memory

$T_0 : AR \leftarrow PC$



$T_1 : IR \leftarrow M[AR],$
 $PC \leftarrow PC + 1$



Instruction - DECODE


$$\begin{aligned} T_2 : D_0, \dots, D_7 &\leftarrow \text{Decode IR}(12-14) \\ AR &\leftarrow \text{IR}(0-11), \\ I &\leftarrow \text{IR}(15) \end{aligned}$$


Instruction - EXECUTION



The Instruction Format

5-3 Computer Instruction


3 Instruction Code Formats : Fig. 5-5

Memory-reference instruction

» Opcode = 000 ~ 110

■ I=0 : 0xxx ~ 6xxx, I=1 : 8xxx ~ Exxx

I=0 : Direct,
I=1 : Indirect




Register-reference instruction

» 7xxx (7800 ~ 7001) : CLA, CMA,

1/0


0



Input-Output instruction

» Fxxx(F800 ~ F040) : INP, OUT, ION, SKI,

1



Symbol	Hex Code		Description
	I = 0	I = 1	
AND	0xxx	8xxx	And memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load memory word to AC
STA	3xxx	Bxxx	Store content of AC in memory
BJN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and Save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
CME	7100		Comp m e
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instruction if AC positive
SNA	7008		Skip next instruction if AC negative
SZA	7004		Skip next instruction if AC zero
SZE	7002		Skip next instruction if E is 0
HLT	7001		Halt computer
INP	F800		Input character to AC
OUT	F400		Output character from AC
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt
IDF	F040		Inter

The Instruction Format

■ 5-3 Computer Instruction


◆ 3 Instruction Code Formats : *Fig. 5-5*

● Memory-reference instruction

» Opcode = 000 ~ 110

■ I=0 : 0xxx ~ 6xxx, I=1 : 8xxx ~ Exxx

I=0 : Direct,
I=1 : Indirect





● Register-reference instruction

» 7xxx (7800 ~ 7001) : CLA, CMA, ...



● Input-Output instruction

» Fxxx (F800 ~ F040) : INP, OUT, ION, SKI, ..



Determine Instruction Type

5-3 Computer Instruction


3 Instruction Code Formats : F_i

Memory-reference instruction

» Opcode = 000 ~ 110


■ $I=0$: 0xxx ~ 6xxx, $I=1$: 8xxx

$I=0$: Direct,
 $I=1$: Indirect



Register-reference instruction

» 7xxx (7800 ~ 7001) : CLA, C



Input-Output instruction

» Fxxx (F800 ~ F040) : INP, OUT






Figure 5-9. Start for instruction cycle (initial configuration).

Instruction - Indirect



Register Reference Instructions

- Executed with the clock transition associated with timing variable T_3 .
- Each control function needs the Boolean relation $D_7I'T_3$
 - for convenience let $r \equiv D_7I'T_3$.
- The control function is distinguished by one of the bits in $IR(0-11)$.
- Assign the symbol B_i to bit i of IR ,
 - all control functions can be simply denoted by rB_i .
- After completion
 - The sequence counter SC is cleared to 0
 - The control goes back to fetch the next instruction with timing signal T_0 .

Alon Schclar, Tel-Aviv College, 2009

Register Reference Instructions

TABLE 5-3 Execution of Register-Reference Instructions

$D_7I'T_3 = r$ (common to all register-reference instructions)

$IR(i) = B_i$ [bit in $IR(0-11)$ that specifies the operation]

	r :	$SC \leftarrow 0$	Clear SC
CLA	rB_{11} :	$AC \leftarrow 0$	Clear AC
CLE	rB_{10} :	$E \leftarrow 0$	Clear E
CMA	rB_9 :	$AC \leftarrow \overline{AC}$	Complement AC
CME	rB_8 :	$E \leftarrow \overline{E}$	Complement E
CIR	rB_7 :	$AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	Circulate right
CIL	rB_6 :	$AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	rB_5 :	$AC \leftarrow AC + 1$	Increment AC
SPA	rB_4 :	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$	Skip if positive
SNA	rB_3 :	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$	Skip if negative
SZA	rB_2 :	If $(AC = 0)$ then $PC \leftarrow PC + 1$	Skip if AC zero
SZE	rB_1 :	If $(E = 0)$ then $(PC \leftarrow PC + 1)$	Skip if E zero
HLT	rB_0 :	$S \leftarrow 0$ (S is a start-stop flip-flop)	Halt computer



if-else
loops

Taken from: M. Mano/Computer Design and Architecture 3rd Ed.


Alon Schclar, Tel-Aviv College, 2009

Example: CLA

- Hexadecimal code
 $(7800)_{16} = (0111\ 1000\ 0000\ 0000)_2$.
- The first bit is a zero and is equivalent to I' .
- Next three bits are the opcode and are recognized from decoder output D_7 .
- Bit 11 in IR is 1 and is recognized from B_{11} .
- The control function that initiates the microoperation for this instruction is $D_7I'T_3B_{11} = rB_{11}$.




Memory Reference Instructions (MRI)



Memory Reference Instructions (MRI)

At the end of the T_3 cycle, AR holds the effective Address




Symbol	Operation decoder	Symbolic description
AND	D_0	$AC \leftarrow AC \wedge M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], \quad E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	D_3	$M[AR] \leftarrow AC$
BUN	D_4	$PC \leftarrow AR$
BSA	D_5	$M[AR] \leftarrow PC, \quad PC \leftarrow AR + 1$
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1,$ If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

MRI - AND

At the end of the T_3 cycle, AR D_0 holds the effective Address T_4

AND : $AC \leftarrow AC \wedge M[AR]$



$$\text{D}_0\text{T}_4 : \text{DR} \leftarrow \text{M}[\text{AR}]$$
$$D_0T_5: AC \leftarrow AC \wedge DR, SC \leftarrow 0$$


D₀
T₅

AND : $AC \leftarrow AC \wedge M[AR]$

$$\begin{array}{l} D_0T_4 : DR \leftarrow M[AR] \\ D_0T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0 \end{array}$$

$D_0T_5: AC \leftarrow AC \wedge DR, SC \leftarrow 0$




MRI - ADD

At the end of the T_3 cycle, AR holds the effective Address

ADD : $AC \leftarrow AC + M[AR]$,
 $E \leftarrow C_{out}$

D_1T_4 : $DR \leftarrow M[AR]$
 D_1T_5 : $AC \leftarrow AC + DR$,
 $E \leftarrow C_{out}$, $SC \leftarrow 0$



MRI - LDA

At the end of the T_3 cycle, AR holds the effective Address

LDA : $AC \leftarrow M[AR]$

$D_2T_4 : DR \leftarrow M[AR]$


$D_2T_5 : AC \leftarrow DR, SC \leftarrow 0$

Why not connecting the bus to the inputs of **AC** ?

– a delay is encountered in the adder and logic circuit.

$Time(Mem\ read) + Time(Bus\ transfer) + Time(A\&L) > 1\ cycle$

– Not connecting the bus to the inputs of AC maintains
one clock cycle per microoperation.




MRI - STA


At the end of the T_3 cycle, AR holds the effective Address

STA : $M[AR] \leftarrow AC$

D_3T_4 : $M[AR] \leftarrow AC, SC \leftarrow 0$




MRI - BUN



Conditional & Unconditional Jumps


conditional → unconditional

If..then..else




switch / case

loops



for (),
while,
do .. while

subroutines



goto

MRI - BSA

Branch to subroutine and
save the return address

BSA : $M[AR] \leftarrow PC, PC \leftarrow AR + 1$

$T_0 : AR \leftarrow PC$

$T_1 : IR \leftarrow M[AR],$
 $PC \leftarrow PC + 1$

$T_2 : D_0 \dots D_7 \leftarrow \text{Decode } IR(12-14)$
 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$

$D_7 \text{ IT}_3 : AR \leftarrow M[AR]$

$D_5 T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1$

$D_5 T_5 : PC \leftarrow AR, SC \leftarrow 0$

PC = 231

AR = 231

IR = BSA 230

main

150 : BSA 230 //subroutine call

151 : INC

...

230 : 151 //subroutine begins here

231 : ...

232 : ...

...

255 : 1 BUN 230 //subroutine ends here

MRI – BUN (cont. BSA)

Branch to subroutine and
save the return address

BSA : $M[AR] \leftarrow PC, PC \leftarrow AR + 1$

$T_0 : AR \leftarrow PC$

$T_1 : IR \leftarrow M[AR],$
 $PC \leftarrow PC + 1$

$T_2 : D_0 \dots, D_7 \leftarrow \text{Decode } IR(12-14)$
 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$

$D_7 \text{ IT}_3 : AR \leftarrow M[AR]$

$D_4 \text{ T}_4 : PC \leftarrow AR, SC \leftarrow 0$

main

150 : BSA 230 //subroutine call
151 : INC
...

230 : 151 //subroutine begins here
231 : ...
232 : ...
...

255 : 1 BUN 230 //subroutine ends here

PC = 151

AR = 151

IR = 1 BUN 230

I = 1

MRI - ISZ

Increment memory word specified by the effective address

- if the incremented value is equal to 0, PC is incremented by 1.

Useful for loop indices:

- Place a negative number in memory word
- Increment with each loop iteration
- eventually reaches the value of zero
- **At that time PC is incremented by one in order to skip the next instruction in the program.**

No single microoperation to increment a word inside the memory



- First read the word into DR,
- increment DR,
- store the word back into memory

```
// set CTR to -100
LOP, ...
...
ISZ CTR
BUN LOP
```

MRI - ISZ

Increment memory word and skip next instruction if memory word equals to zero.

$D_6T_4 : DR \leftarrow M[AR]$
 $D_6T_5 : DR \leftarrow DR + 1$
 $D_6T_6 : M[AR] \leftarrow DR,$
 if $(DR = 0)$ then $PC \leftarrow PC + 1,$
 $SC \leftarrow 0$





MRI - ISZ

Increment memory word and skip next instruction if memory word equals to zero.

$D_6T_4 : DR \leftarrow M[AR]$

$D_6T_5 : DR \leftarrow DR + 1$

$D_6T_6 : M[AR] \leftarrow DR,$
if $(DR = 0)$ then $PC \leftarrow PC + 1,$
 $SC \leftarrow 0$





MRI - ISZ

Increment memory word and skip next instruction if memory word equals to zero.

$D_6T_4 : DR \leftarrow M[AR]$

$D_6T_5 : DR \leftarrow DR + 1$



$D_6T_6 : M[AR] \leftarrow DR,$
if ($DR = 0$) then $PC \leftarrow PC + 1,$
 $SC \leftarrow 0$



MRI – ISZ (another example)

Increment memory word and skip next instruction if memory word equals to zero.

D_6T_4 : $DR \leftarrow M[AR]$
 D_6T_5 : $DR \leftarrow DR + 1$
 D_6T_6 : $M[AR] \leftarrow DR$,
if ($DR = 0$) then $PC \leftarrow PC + 1$,
 $SC \leftarrow 0$





MRI - ISZ

Increment memory word and skip next instruction if memory word equals to zero.

$D_6T_4 : DR \leftarrow M[AR]$

$D_6T_5 : DR \leftarrow DR + 1$

$D_6T_6 : M[AR] \leftarrow DR,$
if $(DR = 0)$ then $PC \leftarrow PC + 1,$
 $SC \leftarrow 0$





MRI - ISZ

Increment memory word and skip next instruction if memory word equals to zero.

$D_6T_4 : DR \leftarrow M[AR]$

$D_6T_5 : DR \leftarrow DR + 1$

$D_6T_6 : M[AR] \leftarrow DR,$
if (DR = 0) then $PC \leftarrow PC + 1,$
 $SC \leftarrow 0$



Memory Reference Flowchart




Figure 5-11 Flowchart for memory-reference instructions.