

# VectorBlox MXP Quickstart for Xilinx Vivado Toolchain

August 09, 2018 VectorBlox

# **Contents**

1	Before You Begin							
2	Inst	Installation						
	2.1 Prerequisites							
	2.2	Installation						
		2.2.1	Licensing	4				
		2.2.2	Vivado Toolchain	4				
		2.2.3	Board Setup Notes	7				
3	Hard	Hardware 8						
	3.1	MicroBlaze System Configuration						
		3.1.1	MicroBlaze Configuration	8				
		3.1.2	AXI Timer instance	10				
	3.2	2 Zynq System Configuration						
	3.3	3 AXI Considerations						
	3.4	Suppo	ort for Uncached Access to Cached Memory Region	11				
		3.4.1	MicroBlaze Data Cache Bypass	11				
		3.4.2	ARM Cortex-A9 Data Cache Bypass	12				
	3.5 VectorBlox MXP Instantiation and Configuration							
		3.5.1	Vivado IP Integrator	12				
		3.5.2	Parameters	13				
	3.6	S VectorBlox MXP Port Connections						
	3.7	Vivado	Implementation Flow	15				
4	Soft	Software 16						
	4.1 Prerequisites			16				
	4.2	Compiling and Running a Test Program						
5	Creating your own Standalone BSP							
	5.1. From the GUI							

# 1 Before You Begin

If you do not have a MXP license, or are only intererested in software development, skip over the hardware specific sections.

### 2 Installation

The VectorBlox MXP is packaged for easy integration with Vivado IP Integrator.

#### 2.1 Prerequisites

Before you begin, make sure you have:

- · Xilinx Vivado toolchain. All example projects were tested with version 2018.2, but other version should work.
- One of the development boards for which we provide pre-built bitstreams, if you wish to follow the examples in this document. Currently pre-built systems are only available for the Avnet ZedBoard.
- · A VectorBlox MXP release available from github


#### 2.2 Installation

#### 2.2.1 Licensing


A FLEXIm license file will be sent to you if requested from **ip\_license\_mgt@xilinx.com**. It should be installed in the same place you installed your Vivado license.

#### 2.2.2 Vivado Toolchain

- Download and install the Vivado Design Suite according to Xilinx's instructions. http://www.xilinx.com/support/download.html
- To use the MXP hardware in your Vivado IP Integrator block designs, the pcores directory in repository/xilinx must be added to either Vivado's global IP Repository Search Paths (Tools → Options... → General → IP Catalog → Add Directories...):



or the project-specific IP Repositories (Tools  $\rightarrow$  Project Settings...  $\rightarrow$  IP  $\rightarrow$  Repository Manager tab  $\rightarrow$  Add Repositories...):



The project-specific search paths can also be set from the Tcl Console with

```
set_property ip_repo_paths $pcores_dir [current_fileset]
update_ip_catalog
```

where \$pcores\_dir is the path to the pcores directory.

• When you run the Xilinx SDK, the drivers and sw\_services directories in repository/xilinx will need to be added to the XSDK search path, from the Menu Bar (Xilinx Tools  $\rightarrow$  Repositories  $\rightarrow$  Local Repositories  $\rightarrow$  New...).

If you wish to use the pre-built bitstreams we provide for the Avnet ZedBoard, you should also perform the following steps:


- To test your connection to the ZedBoard:
  - 1. Power on the ZedBoard.
  - 2. Connect a USB cable between the board's "PROG" micro-USB port and your computer.

3. In Vivado, open the Hardware Manager (Flow → Open Hardware Manager). Select Tools → Open New Target... and follow the Wizard's instructions to view the available targets. If all is well, you should see the ZedBoard target appear as in the screenshot below:

#### Select Hardware Target

Select a hardware target from the list of available targets on the Vivado CSE Server (vcse server).





· Also see the Board Setup Notes below.

#### 2.2.3 Board Setup Notes

- For the ZedBoard, enable JTAG boot mode (as opposed to SD card or Quad-SPI boot mode) by connecting the jumpers for MIO[6:2] to ground.
- For the ZedBoard, you might need to install a driver for the Cypress CY7C64225 USB UART. Instructions for installing the Windows driver are available on [zedboard.org] under Support → Documentation → Cypress USB-to-UART Setup Guide, but most versions of Windows should automatically find and install the driver. Popular Linux distributions should already include support for the Cypress USB UART with the USB cdc\_acm kernel module (the device should appear as /dev/ttyACM\*).
- Install a serial port terminal emulation program (e.g. PuTTY on Windows, picocom on Linux) to display output from the board's USB UART.

#### 3 Hardware


This section describes how to instantiate the VectorBlox MXP processor into a MicroBlaze or Zynq based Vivado IP Integrator design.

Some familiarity with Vivado IP Integrator is assumed; please refer to Xilinx's documentation for further details. See Vivado Tutorial and User Guide on Embedded Processor Hardware Design (UG940 and UG898).

You must ensure that the VectorBlox MXP design files are in the Vivado IP Search Path; please see the Installation section for details.

#### 3.1 MicroBlaze System Configuration

The figure below shows a Vivado IPI system containing a microblaze system with an MXP.It uses the DRAM connected to the PS7 on the zedboard. The clocks and several peripherals have been removed to simplify the screenshot.




The MXP has three main interfaces: an instruction port that connects to the MicroBlaze's AXI4-Streaming interface, a scratchpad memory interface that connects to the MicroBlaze's peripheral bus, and a DMA engine that connects to the DRAM controller (or other shared memory). The section on MXP port connections below provides further details.


#### 3.1.1 MicroBlaze Configuration

• The MXP is little-endian, so the MicroBlaze must be configured to be little-endian as well (C\_ENDIANNESS = 1). (This is the default setting for a MicroBlaze processor with AXI4 interfaces.)

 We recommend that you enable the MicroBlaze's Instruction Cache, Data Cache, and Branch Target Cache, as these will significantly improve performance. The figure below shows the MicroBlaze's cache configuration panel. The cacheable address range is also defined in this panel and typically includes the DRAM address range.



 The MXP connects to the MicroBlaze via an AXI4-Streaming interface, so you must set the number of Stream links to at least 1 (C\_USE\_FSL\_LINKS = 1). In the MicroBlaze advanced core configuration dialog box, select the Buses tab, set Number of Stream Links to 1 or more, and set Select Stream Interfaces to FSL.



Note that MXP software driver assumes that the MXP processor is connected to FSL0 (DRFSL0/DWFSL0). If you need to use FSL0 for another purpose, please contact VectorBlox for a modified version of the MXP driver.

#### 3.1.2 AXI Timer instance

On MicroBlaze-based systems, a dedicated axi\_timer instance is required for the <code>vbx\_timestamp</code> software functions to work correctly.

#### 3.2 Zynq System Configuration

On a Zynq system, the VectorBlox MXP for ARM uses a dedicated AXI slave interface instead of an FSL interface as an instruction port. The AXI instruction port connects to one of the M\_AXI\_GPx interfaces on the Zynq Processing System (PS), and appears as a memory-mapped peripheral to the ARM Cortex-A9 cores. The memory range that the instruction port is mapped to must have its attributes set to "shareable device" instead of the default "strongly ordered" to improve instruction throughput.

The MXP's scratchpad slave interface also connects to one of the M AXI GPx interfaces.

The MXP's DMA engine is typically connected to one of the Zynq PS High Performance AXI Slave Ports (S\_AXI\_HPx) for access to the PS DDR DRAM controller, or to a memory controller implemented in the Programable Logic (PL).

If connected to an S\_AXI\_HPx port, the S\_AXI\_HPx port should be configured to be as wide as possible, i.e 64-bits wide for vector widths greater than one.

A PL-based memory controller (e.g. Xilinx's 7 Series Memory Interface Generator IP) can be configured with a data bus much wider than 64 bits and can therefore provide much more memory bandwidth to the MXP's DMA engine, but the bandwidth available to the ARM cores in the PS will be more limited because the M\_AXI\_GPx ports have a fixed 32-bit data bus width.

#### 3.3 AXI Considerations

Avoid using bus masters that perform narrow transfers (i.e. transfers whose size, as specified by AxSIZE[2:0], is smaller than the data bus width).

If a bus master advertises that it uses narrow bursts (e.g. C\_M\_AXI\_SUPPORTS\_NARROW\_BURST = 1 in its MPD file), IPI will by default automatically enable narrow burst support in all AXI4 slaves connected to that bus master. Narrow burst support does not only increase area, but can also affect performance. The maximum achievable throughput of some memory controllers can be significantly degraded when narrow burst support is enabled.

#### 3.4 Support for Uncached Access to Cached Memory Region

The VBX API library provides some functions to simplify sharing of data between the host CPU (MicroBlaze or ARM Cortex-A9) and the MXP without requiring the application programmer to explicitly flush data cache lines. These functions include  $vbx\_shared\_malloc()$ ,  $vbx\_shared\_free()$ ,  $vbx\_remap\_uncached()$ , and  $vbx\_remap\_cached()$ .

The library assumes that the host CPU can access a cached memory region in an uncached manner (i.e. bypassing the data cache) simply by setting the most significant bit of the physical address to 1.

#### 3.4.1 MicroBlaze Data Cache Bypass

Unfortunately MicroBlaze does not have built-in support for bypassing the data cache (other than disabling the entire data cache), but we can add equivalent functionality by adding some bus connections and placing some restrictions on the system's address map:

- The MicroBlaze's cached memory region must be contained within the range 0x0 to 0x7fff\_fffff.
- Any memory peripherals that are to be shared between MicroBlaze and MXP must be accessible in the range 0x0 to 0x7fff\_fffff and at a mirror image location (differing only in the MSB of the address) in the range 0x8000\_0000 to 0xffff\_ffff.

In terms of bus connectivity, each shared memory peripheral must be reachable from both the MicroBlaze's M\_AXI\_DC data cache interface and its M\_AXI\_DP data peripheral interface. A data access to an address in the cached memory range will go over the M\_AXI\_DC bus (if there is a cache miss), but by setting the MSB of the address to 1, the access will bypass the cache and use the M\_AXI\_DP bus.

There are two ways to achieve this additional connectivity:

• Add an additional AXI slave port to each shared memory peripheral. Connect one port to the MicroB-laze's M\_AXI\_DC interface (and map it to a cached address range), and connect the other port to the M\_AXI\_DP interface (and map it to an uncached address range that differs from the first port's address range by just the MSB). Xilinx's DRAM controllers typically support multiple AXI slave ports.

• Connect the M\_AXI\_DP bus to the M\_AXI\_DC bus with an AXI-to-AXI connector that also remaps addresses. VectorBlox provides an axi2axi\_remap component for this purpose. (It is included in the pcores directory, and can be found in the Vivado IP Catalog called AXI Address Remap) Connect the component's AXI slave port to the M\_AXI\_DP bus, and connect its master port to the M\_AXI\_DC bus. Map the connector's slave port to an address range above 0x8000\_0000, large enough to span the uncached address ranges of all shared memory peripherals. Accesses over the M\_AXI\_DP bus that fall within the connector's address range are passed through to the M\_AXI\_DC bus, but with the MSB of the address set to 0, thus allowing uncached access to memory on the M\_AXI\_DC bus.

The advantage of this method is that it doesn't require an additional AXI slave port to be added to existing memory peripherals.

#### 3.4.2 ARM Cortex-A9 Data Cache Bypass


On the ARM Cortex-A9, the translation table in the CPU's Memory Management Unit (MMU) can be used to alias the physical address range of a shared memory to two logical address ranges that differ only in address bit 31. The memory attributes of the lower address range are set to "normal cacheable", whereas the attributes of the upper address range are set to "strongly-ordered" to make the region non-cacheable. (Setting the memory attributes of the upper range to "normal non-cacheable" does not seem to have the desired effect.)

The MXP Programming Guide gives an example of how to do this.

#### 3.5 VectorBlox MXP Instantiation and Configuration

#### 3.5.1 Vivado IP Integrator

With an opened block design, add an MXP instance by clicking on the **Add IP** button, or right-click on the canvas and select **Add IP...**. In the Search box, type "MXP" to find the MXP IP. If the IP repository search paths have been configured correctly, you should see something similar to the following:



Double-click on VectorBlox MXP (or press Enter) to add an MXP instance to your block design.

Then double-click on the MXP instance top open the "Re-customize IP" dialog box shown below.

MXP Custom Instructions								
Number of Vector Lanes		2	*					
Number of Memory Lanes		2	*					
AXI Master Data Width in Bits		64	~					
AXI Master Protocol		AXI3	-					
Maximum Burst Size in Beats		16	<b>*</b>					
Maximum Burst Size in Bytes		128		[0 - 4096]				
Scratchpad Size in KB		64	*					
Multiplier Performance		Byte	*					
Instruction Port Type		AXI4-Stream	*					
Number of Mask Partitions		1	*					
Maximum Number of Waves for Masked Instr	uctions	256	*					
Fixed-Point Multiply Format								
Number of fractional bits in a word	16	8	[1 - 31]					
Number of fractional bits in a halfword	15	8	[1 - 15]					
Number of fractional bits in a byte	4	8	[1 - 7]					
32-bit fixed-point format	Q16.16	i						
16-bit fixed-point format	Q1.15							
8-bit fixed-point format	Q4.4							
AXI Instruction Port ID Width (Auto)		0						

The parameters are described in the next section.

#### 3.5.2 Parameters

**Number of Vector Lanes** The number of 32-bit vector lanes. This must be a power of 2.

**Number of Memory Lanes** The data bus width of the MXP DMA Engine's AXI master interface expressed in terms of 32-bit lanes. The number of memory lanes must be a power of two and no larger than the number of vector lanes.

**Maximum Burst Size in Beats** The maximum number of beats per burst issued by the DMA Engine's AXI master interface. (A beat is a clock cycle in which data is transferred between a source and sink interface.)

Scratchpad Size The Scratchpad RAM size in kilobytes.

- Multiplier Granularity Sets the minimum multiplier size. This can be used to reduce FPGA multiplier resource utilization at the cost of performance. If set to Byte, then byte, halfword, and word multipliers are instantiated and multiplication of any element size runs at full speed. If set to Halfword, only word and halfword multipliers are instantiated; byte-width multiplication will be executed with the halfword multiplier and run at half speed. If set to Word, only word multipliers are instantiated; halfword-width multiplication will run at half speed and byte-width multiplication will run at quarter speed.
- **Fixed-Point Multiply Format** These parameters affect the fixed-point multiply operation. They specify the number of least-significant bits that will be used to represent the fractional part of 32-bit, 16-bit, and 8-bit fixed-point numbers.

The fixed-point formats are also displayed in Q notation, where the first number specifies the number of integer bits and the second number specifies the number of fractional bits.

Fixed-point formats with no integer bits (Q0.X) are not allowed. Multiply high (VMULHI) is equivalent to fixed-point multiply for these formats and should be used instead.

**Instruction Port Type** Sets the type of port for instruction receiving. Choose Memory Mapped AXI4 if connected to an ARM CPU, AXI4-Stream if connecting to MB.

Number of Mask Partitions Enable masked instructions

**Maximum Number of Waves fo Masked Instructions.** Sets the maximum vector length for masked instructions. If you need to use vectors that are 4096 bytes long on a V16 choose: 4096/(16\*4) = 64 (each lane can take 4 bytes)

The core configuration dialog box also displays a couple of derived parameters:

- **AXI Master Data Width in Bits** The data bus width, in bits, of the DMA Engine's AXI master interface. This is derived from the number of memory lanes.
- **Maximum Burst Size in Bytes** The AXI master interface's maximum burst size in bytes, as determined by the memory bus width and the maximum number of beats per burst.


#### 3.6 VectorBlox MXP Port Connections

This section describes the MXP processor's interfaces:

- **core\_clk** This is the main MXP clock, as well as the AXI clock. The MXP's AXI Master and Slave interfaces run synchronously to **core clk**.
- core\_clk\_2x This clock must be double the frequency of the AXI clock core\_clk and must be synchronous to core\_clk. It should be generated from the same PLL that provides core\_clk.
- aresetn This is the active low reset input. Assertion and deassertion must be synchronous to the AXI clock core\_clk and core\_clk\_2x.
- AXI3/AXI4 Master The M\_AXI master interface is the MXP DMA Engine's interface to external memory. The data bus width is determined by the number of memory lanes selected in the MXP Parameter Editor. On the MicroBlaze version of MXP, AXI4 is used, but on the ARM version, AXI3 is used to facilitate connection to the Zynq PS' AXI3-only S\_AXI\_HPx slave ports without having an AXI4-to-AXI3 procotol converter (burst splitter) automatically inferred. The only difference between the AXI3 and AXI4 interfaces is the maximum burst length supported: 16 beats for AXI3 and 256 beats for AXI4.

- **AXI4-Lite Slave** The **S\_AXI** slave interface allows the MicroBlaze or ARM CPU to access the MXP's scratchpad memory. It is typically connected to either the MicroBlaze's M\_AXI\_DP bus or Zynq PS's M\_AXI\_GP1 port. The slave data bus is 32-bits wide.
- **AXI4-Streaming(MicroBlaze version only)** The MicroBlaze provides instructions to the MXP over an AXI4-Streaming interface. The MXP's S\_AXIS\_INSTR and M\_AXI\_INSTR interfaces must be connected to the MicroBlaze's M0\_AXIS and S0\_AXIS interfaces, respectively.
- **AXI4 Instruction Slave (ARM version only)** The **S\_AXI\_INSTR** slave interface is used to receive instructions from the Zyng PS. It should be connected to the Zyng PS's M AXI GP0 interface.
- core clk 2x This must be connected to a clock that is synchronous to and twice the frequency of core clk.

The figures below show a Vivado IP Integrator block design for a a Zynq-based MXP system, followed by the Address Map view of the same system.





#### 3.7 Vivado Implementation Flow

When your IP Integrator block design is complete, select **Tools** → **Validate Design** to run DRC.

If there are no errors, create a top-level HDL wrapper by right-clicking on the block design in the Sources panel and selecting **Create HDL Wrapper...**.

Then, from the Flow Navigator, run **Generate Block Design**, then **Generate Bitstream**. Synthesis and Implementation will be automatically run prior to bitstream generation.

#### 4 Software

This section describes how to download one of the provided pre-built FPGA bitstreams to a supported development board and how to compile and run a test program on it.

Below, the string **EXAMPLES** refers to the examples subdirectory of the extracted release.

#### 4.1 Prerequisites

Before you begin, make sure you have:

- · Installed Xilinx Vivado 2013.4 or later.
- A ZedBoard development board/kit to use prebuilt systems.
- · Connected your development board to your computer via USB cable and turned the board on.
- Configured your development board so that FPGA bitstreams and software ELF files can be downloaded via JTAG. For example, on the ZedBoard, the jumpers for MIO[6:2] should all be tied low.

#### 4.2 Compiling and Running a Test Program

#### 1. Start a Command Shell.

If using Windows, open a Command Prompt (e.g. go to the **Start Menu**, then type <code>cmd.exe</code> in the "Search program and files" box), change to the Vivado installation directory (e.g. <code>C:\Xilinx\Vivado\2014.2</code>), then run either <code>settings32.bat</code> or <code>settings64.bat</code> depending on whether you are using a 32-bit or 64-bit version of Windows.

In Linux, open a terminal and run the appropriate <code>settings{32,64}.{sh,csh}</code> script in the root of your Xilinx Vivado installation. (Select 32 or 64 depending on whether you want to use the 32-bit or 64-bit versions of the tools, and select sh or csh depending on whether you are using a Bourne-style shell, such as sh or bash, or a C Shell, such as csh or tcsh.) This sets up the proper environment variables for using the Xilinx development tools.

2. Navigate to one of the prebuilt VectorBlox MXP systems for your development board, located in EXAM PLES/boards/<br/>
/prebuilt\_\*.

For example, for the ZedBoard, change directory to  $\texttt{EXAMPLES/boards/zedboard\_arm\_viv/prebuilt\_zedboard\_arm\_viv/prebuilt\_zedboard\_arm\_viv/prebuilt\_zedboard\_arm\_viv/prebuilt\_zedboard\_arm\_viv/prebuilt\_zedboard\_arm\_viv/prebuilt\_zedboard\_arm\_viv/prebuilt_zedboard\_arm\_viv/prebuilt_zedboard\_arm\_viv/prebuilt_zedboard_arm\_viv/prebuilt_zedboard_arm\_viv/prebuilt_zedboard_arm_viv/prebuilt_arm_viv/prebuilt_zedboard_arm_viv/prebuilt_arm_v$ 

3. Store the path to the directory in a shell variable. In Linux, assuming you are using a Bourne-style shell such as sh or bash, use

```
PROJ_ROOT=`pwd`
```

If using csh or tcsh, use

```
set PROJ_ROOT=`pwd`
```

In Windows, use

```
set PROJ_ROOT=%cd%
```

4. Navigate to a test application such as vbw\_vec\_add\_t, located in EXAMPLES/software/bmark/vbw\_vec\_add\_t.

#### 5. Make the executable.

To compile the program for the FPGA bitstream you previously selected, you need to pass the location of the BSP to make. Assuming the PROJ\_ROOT shell variable has been set appropriately, on Linux, run

```
make clean_all all PROJ_ROOT=$PROJ_ROOT
```

On Windows, run

```
make clean_all all PROJ_ROOT=%PROJ_ROOT%
```

After a long list of messages and a few seconds, the file test.elf should have been created.

Note that we used the <code>clean\_all</code> target first to ensure that any libraries that might have been compiled against a different BSP in the past were cleaned and re-compiled. If you know that the libraries were already compiled for the selected BSP, you can omit the <code>clean\_all</code> target.

#### 6. Program the FPGA.

We provide a make target to program the FPGA with XMD. In Linux, use

```
make pgm PROJ_ROOT=$PROJ_ROOT
```

In Windows, use

```
make pgm PROJ_ROOT=%PROJ_ROOT%
```

8. Open a serial port terminal emulator to prepare to view the output from the board's USB-UART. On Linux, you can, for example, open a new terminal and run picocom -b 115200 /dev/ttyACM0. On Windows, use a program such as PuTTY to connect to the USB serial port.

#### 9. Download the executable.

We provide a make target to download the ELF with XMD. In Linux, use

```
make run PROJ_ROOT=$PROJ_ROOT
```

In Windows, use

```
make run PROJ_ROOT=%PROJ_ROOT%
```

9. **View execution output.** You should see output in the serial terminal emulator you opened in an earlier step. The executable may use stdin or stdout for printf, scanf, and similar functions.

## 5 Creating your own Standalone BSP

#### 5.1 From the GUI

- If using Vivado, make sure the Block Design is open, then select File 

  Export 


  Export 

  Export Hardware. By default the XML platform description file will be created in 

  proj\_name>/<proj\_name>.sdk/, but this can be changed by setting the "Export to:" location in the dialog box. When this is done, Launch the SDK from File 

  Launch SDK
- In the Xilinx SDK, select the Xilinx Tools menu, then Repositories.
- The **Preferences** dialog box will open, with the **Repositories** page already selected.

  You must now add the location of the drivers and sw\_services directories (i.e. their common parent directory) to the software repository list. Click **New** pext to either **Local Repositories** or **Global** 
  - directory) to the software repository list. Click **New...** next to either **Local Repositories** or **Global Repositories**, and add the repository location. Click **OK** to close the Preferences dialog box.
- From the File menu, select New → Board Support Package.
- Give your BSP a project name, and under Board Support Package OS, select standalone. Click Finish.
- In the **Board Support Package Settings** dialog box, click on **drivers** in the left panel. Check that the vectorblox\_mxp driver is assigned to the vectorblox\_mxp component. See below.



If the vectorblox\_mxp driver is not available as an option, the likely reason is that the VectorBlox **drivers** directory is not in the SDK repository search path.

• Click **OK** to close the BSP Settings dialog box and compile the standalone BSP library libxil.a.