



**VectorBlox**  
embedded supercomputing

# VectorBlox MXP Quickstart for Xilinx ISE Toolchain

# Contents

<b>1</b>	<b>Installation</b>	<b>3</b>
1.1	Prerequisites . . . . .	3
1.2	Installation . . . . .	3
1.2.1	Licensing . . . . .	3
1.2.2	ISE Instructions . . . . .	3
1.2.3	Board Setup Notes . . . . .	5
<b>2</b>	<b>Hardware</b>	<b>6</b>
2.1	MicroBlaze System Configuration . . . . .	6
2.1.1	MicroBlaze Configuration . . . . .	7
2.1.2	AXI Timer instance . . . . .	8
2.2	Zynq System Configuration . . . . .	8
2.3	AXI Considerations . . . . .	9
2.4	Support for Uncached Access to Cached Memory Region . . . . .	9
2.4.1	MicroBlaze Data Cache Bypass . . . . .	9
2.4.2	ARM Cortex-A9 Data Cache Bypass . . . . .	12
2.5	VectorBlox MXP Instantiation and Configuration . . . . .	13
2.5.1	XPS . . . . .	13
2.5.2	Parameters . . . . .	15
2.6	VectorBlox MXP Port Connections . . . . .	15
2.7	XPS Netlist and Bitstream Generation . . . . .	18
<b>3</b>	<b>Software</b>	<b>19</b>
3.1	Prerequisites . . . . .	19
3.2	Compiling and Running a Test Program . . . . .	19
<b>4</b>	<b>Creating your own Standalone BSP</b>	<b>21</b>
4.1	From the GUI . . . . .	21
4.2	From the Command-line . . . . .	22
<b>5</b>	<b>Compiling the Test Programs with a different Standalone BSP</b>	<b>25</b>

If you do not have a MXP license, or are only interested in software development, skip over the hardware specific sections.

# 1 Installation

The VectorBlox MXP is packaged for easy integration with either Xilinx Platform Studio (XPS) .

## 1.1 Prerequisites

Before you begin, make sure you have:

- Xilinx ISE Design Suite version 14.7 is required. If you are using the WebPACK edition, you may need to obtain a separate license for Xilinx Platform Studio (XPS), unless you are using one of three smallest Zynq devices. Xilinx offers a 30-day evaluation license for all of their design tools; visit <http://www.xilinx.com/getlicense>.
- One of the development boards for which we provide pre-built bitstreams, if you wish to follow the examples in this document. Currently pre-built systems are only available for the Avnet ZedBoard.
- A VectorBlox MXP release, provided as a zip or tar.gz file.

## 1.2 Installation

### 1.2.1 Licensing

If you have a release with encrypted RTL, a FLEXlm license file will be sent to you separately from [ip\\_license\\_mgt@xilinx.com](mailto:ip_license_mgt@xilinx.com). It should be installed in the same place you installed your ISE license.

### 1.2.2 ISE Instructions

- Download and install Xilinx ISE Design Suite according to Xilinx's instructions.

<http://www.xilinx.com/support/download.html>

Note the pathname where the tools are installed. For example, under Windows, the default installation location for version 14.7 is `C:\Xilinx\14.7\ISE_DS`. The `settings32.bat` and `settings64.bat` batch scripts in this directory define the **XILINX** and **XILINX\_EDK** environment variables which point to the ISE and EDK installation directories. Unix installations contain Bourne shell and C shell scripts (`settings{32,64}.sh`, `settings{32,64}.csh`) that define these variables.

- Extract the VectorBlox zip or tar.gz file.
- The **pcores**, **drivers**, and **sw\_services** directories in `repository/edk` need to be copied to a location where the EDK tools can find them. You can choose one of the following options:

**In the EDK installation directory.** Perform the following:

- Create the directories `$XILINX_EDK/hw/VectorBlox` and `$XILINX_EDK/sw/VectorBlox`.
- Copy the **pcores** directory to `$XILINX_EDK/hw/VectorBlox`
- Copy the **drivers** and **sw\_services** directories to `$XILINX_EDK/sw/VectorBlox`.

In XPS, VectorBlox cores will appear in the IP Catalog under the **EDK Install** section. The Xilinx SDK will be able to automatically find the VectorBlox `drivers` and `sw_services` directories.

**In your XPS project directory.** Copy the **pcores**, **drivers**, and **sw\_services** directories to the root directory of your XPS project (i.e. the directory where your XMP and MHS files reside). In XPS, VectorBlox cores will appear in the IP Catalog under **Project Local PCores**. However, in order for the Xilinx SDK to be able to find the VectorBlox drivers and sw\_services directories, the XPS project directory will need to be manually added to the XSDK search path, either with the XSDK `-lp <path>` command-line option, or from the XSDK GUI (**Xilinx Tools** → **Repositories** → **Local Repositories** → **New...**).

**In another directory.** Create a directory called VectorBlox in a location of your choosing. Copy the **pcores**, **drivers**, and **sw\_services** directories to the VectorBlox directory. Add the **parent** of the VectorBlox directory to the XPS project search path (**Project** → **Project Options...** → **Advanced Options** → **Project Peripheral Repository Search Path**). Alternatively, you can add a **ModuleSearchPath** line to the XPS XMP project file, e.g.

```
ModuleSearchPath: /path/to/peripheral/repository
```

VectorBlox cores will appear in the IP Catalog under **Project Peripheral Repository0**. The VectorBlox directory will need to be manually added to the Xilinx SDK search path as described in the previous paragraph.

If you wish to use the pre-built bitstreams we provide for the Avnet ZedBoard, you should also perform the following steps:

- Install the Digilent plugin. This is a plugin for the Xilinx tools which adds support for the USB-JTAG configuration hardware used on Digilent boards. The plugin might have already been installed when you installed ISE, but if not, you can find the installation program in `$XILINX/bin/nt/digilent` and `$XILINX/bin/nt64/digilent` on Windows, or in `$XILINX/bin/lin/digilent` and `$XILINX/bin/lin64/digilent` on Linux.

To test that the plugin is correctly installed:

1. Power on the ZedBoard.
2. Connect a USB cable between the board's "PROG" micro-USB port and your computer.
3. Open a command-line window. (On Windows, select **Start Menu** → **All Programs** → **Xilinx Design Tools** → **ISE Design Suite** → **Accessories** → **ISE Design Suite 32/64 Bit Command Prompt**; on Linux, open a shell and source the appropriate `settings{32,64}.{sh,csh}` script.)
4. Run `impact -batch`.
5. At the iMPACT prompt, enter the commands

```
setmode -bs
setcable -p auto
identify -inferir
```

If everything is installed correctly, the output should look like:

```
INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4
INFO:iMPACT - Digilent Plugin: found 1 device(s).
INFO:iMPACT - Digilent Plugin: opening device: "Zed", SN:210248447698
INFO:iMPACT - Digilent Plugin: User Name: Zed
INFO:iMPACT - Digilent Plugin: Product Name: Digilent Zed
INFO:iMPACT - Digilent Plugin: Serial Number: 210248447698
INFO:iMPACT - Digilent Plugin: Product ID: 00E00153
INFO:iMPACT - Digilent Plugin: Firmware Version: 0105
INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0
INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 10000000 Hz

Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc7z020,
      Version : 0
```

```
INFO:iMPACT:1777 -  
    Reading /xilinx/14.7/ISE_DS/ISE/zynq/data/xc7z020.bsd...  
INFO:iMPACT - Using CseAdapterBSDevice  
INFO:iMPACT:501 - '1': Added Device xc7z020 successfully.
```

- Also see the [Board Setup Notes](#) below.

### 1.2.3 Board Setup Notes

- For the ZedBoard, enable JTAG boot mode (as opposed to SD card or Quad-SPI boot mode) by connecting the jumpers for MIO[6:2] to ground.
- For the ZedBoard, you might need to install a driver for the Cypress CY7C64225 USB UART. Instructions for installing the Windows driver are available on [zedboard.org] under Support → Documentation → Cypress USB-to-UART Setup Guide, but most versions of Windows should automatically find and install the driver. Popular Linux distributions should already include support for the Cypress USB UART with the USB cdc\_acm kernel module (the device should appear as /dev/ttyACM\*).
- Install a serial port terminal emulation program (e.g. PuTTY on Windows, picocom on Linux) to display output from the board's USB UART.

## 2 Hardware


This section describes how to instantiate the VectorBlox MXP processor into a MicroBlaze- or Zynq-based Xilinx Platform Studio project.

Some familiarity with XPS is assumed; please refer to Xilinx's documentation for further details. For XPS, *EDK Concepts, Tools, and Techniques* (UG683) and *Zynq-7000 All Programmable SoC: Concepts, Tools and Techniques (CTT)* (UG873) are good places to start.

You must ensure that the VectorBlox MXP design files are in the XPS Search Path; please see the Installation section for details.

### 2.1 MicroBlaze System Configuration

The figure below shows the XPS view of a simple MicroBlaze-based embedded system. The system includes some on-chip RAM connected to LMB buses, a DDR2 DRAM controller connected to an AXI4 interconnect, and some peripherals connected to an AXI4-Lite interconnect.



Name	Bus Name	IP Type
axi4lite_0		☆ axi_interconnect
axi4_0		☆ axi_interconnect
microblaze_0_ilmb		☆ lmb_v10
microblaze_0_dlmb		☆ lmb_v10
microblaze_0_bram_block		☆ bram_block
+ microblaze_0_i_bram_ctrl		☆ lmb_bram_if_cntlr
+ microblaze_0_d_bram_ctrl		☆ lmb_bram_if_cntlr
- microblaze_0		☆ microblaze
DLMB	microblaze...	
ILMB	microblaze...	
M_AXI_DP	axi4lite_0	
M_AXI_DC	axi4_0	
M_AXI_IC	axi4_0	
- MCB_DDR2		☆ axi_s6_ddrx
S0_AXI	axi4_0:micro...	
+ debug_module		☆ mdm
+ gpio_0		☆ axi_gpio
+ timer_0		☆ axi_timer
+ uart_0		☆ axi_uartlite
clock_generator_0		☆ clock_generator
proc_sys_reset_0		☆ proc_sys_reset


  

Instance	Base Name	Base Address	High Address	Size	Bus Inte	Bus Name
microblaze_0's Address Map						
microblaze_0_d_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_dlmb
microblaze_0_i_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_ilmb
MCB_DDR2	C_S0_AXI_BASEADDR	0x10000000	0x17FFFFFF	128M	S0_AXI	axi4_0
gpio_0	C_BASEADDR	0x40000000	0x4000FFFF	64K	S_AXI	axi4lite_0
uart_0	C_BASEADDR	0x40600000	0x4060FFFF	64K	S_AXI	axi4lite_0
debug_module	C_BASEADDR	0x41400000	0x4140FFFF	64K	S_AXI	axi4lite_0
timer_0	C_BASEADDR	0x41C00000	0x41C0FFFF	64K	S_AXI	axi4lite_0


The MXP has three main interfaces: an instruction port that connects to the MicroBlaze's FSL interface, a scratchpad memory interface that connects to the MicroBlaze's peripheral bus, and a DMA engine that connects to the DRAM controller (or other shared memory). The section on MXP port connections [below](#) provides further details.

### 2.1.1 MicroBlaze Configuration

- The MXP is little-endian, so the MicroBlaze must be configured to be little-endian as well (`C_ENDIANNESS = 1`). (This is the default setting for a MicroBlaze processor with AXI4 interfaces.)
- We recommend that you enable the MicroBlaze's Instruction Cache, Data Cache, and Branch Target Cache, as these will significantly improve performance. The figure below shows the MicroBlaze's cache configuration panel. The cacheable address range is also defined in this panel and typically includes the DRAM address range.



- The MXP connects to the MicroBlaze via a Direct FSL (Fast Simplex Link) interface, so you must set the number of FSL links to at least 1 (`C_USE_FSL_LINKS = 1`). In the MicroBlaze advanced core configuration dialog box, select the **Buses** tab, set **Number of Stream Links** to 1 or more, and set **Select Stream Interfaces** to FSL.



Note that MXP software driver assumes that the MXP processor is connected to FSL0 (DRFSL0/DWFSL0). If you need to use FSL0 for another purpose, please contact VectorBlox for a modified version of the MXP driver.

### 2.1.2 AXI Timer instance

On MicroBlaze-based systems, a dedicated `axi_timer` instance is required for the `vbv_timestamp` software functions to work correctly.

## 2.2 Zynq System Configuration

On a Zynq system, the VectorBlox MXP for ARM uses a dedicated AXI slave interface instead of an FSL interface as an instruction port. The AXI instruction port connects to one of the `M_AXI_GPx` interfaces on the Zynq



Processing System (PS), and appears as a memory-mapped peripheral to the ARM Cortex-A9 cores. The memory range that the instruction port is mapped to must have its attributes set to “shareable device” instead of the default “strongly ordered” to improve instruction throughput.

The MXP’s scratchpad slave interface also connects to one of the M\_AXI\_GPx interfaces.

The MXP’s DMA engine is typically connected to one of the Zynq PS High Performance AXI Slave Ports (S\_AXI\_HP<sub>x</sub>) for access to the PS DDR DRAM controller, or to a memory controller implemented in the Programmable Logic (PL).

If connected to an S\_AXI\_HP<sub>x</sub> port, the S\_AXI\_HP<sub>x</sub> port should be configured to be as wide as possible, i.e. 64-bits wide for vector widths greater than one.

A PL-based memory controller (e.g. Xilinx’s 7 Series Memory Interface Generator IP) can be configured with a data bus much wider than 64 bits and can therefore provide much more memory bandwidth to the MXP’s DMA engine, but the bandwidth available to the ARM cores in the PS will be more limited because the M\_AXI\_GPx ports have a fixed 32-bit data bus width.

## 2.3 AXI Considerations

Avoid using bus masters that perform narrow transfers (i.e. transfers whose size, as specified by AxSIZE[2:0], is smaller than the data bus width).

If a bus master advertises that it uses narrow bursts (e.g. C\_M\_AXI\_SUPPORTS\_NARROW\_BURST = 1 in its MPD file), XPS/IPI will by default automatically enable narrow burst support in all AXI4 slaves connected to that bus master. Narrow burst support does not only increase area, but can also affect performance. The maximum achievable throughput of some memory controllers can be significantly degraded when narrow burst support is enabled; the Spartan-6 AXI DDR Controller (axi\_s6\_ddrx) is one known example.

## 2.4 Support for Uncached Access to Cached Memory Region

The VBX API library provides some functions to simplify sharing of data between the host CPU (MicroBlaze or ARM Cortex-A9) and the MXP without requiring the application programmer to explicitly flush data cache lines. These functions include `vbv_shared_malloc()`, `vbv_shared_free()`, `vbv_remap_uncached()`, and `vbv_remap_cached()`.

The library assumes that the host CPU can access a cached memory region in an uncached manner (i.e. bypassing the data cache) simply by setting the most significant bit of the physical address to 1.

### 2.4.1 MicroBlaze Data Cache Bypass

Unfortunately MicroBlaze does not have built-in support for bypassing the data cache (other than disabling the entire data cache), but we can add equivalent functionality by adding some bus connections and placing some restrictions on the system’s address map:

- The MicroBlaze’s cached memory region must be contained within the range 0x0 to 0x7fff\_ffff.
- Any memory peripherals that are to be shared between MicroBlaze and MXP must be accessible in the range 0x0 to 0x7fff\_ffff and at a mirror image location (differing only in the MSB of the address) in the range 0x8000\_0000 to 0xffff\_ffff.

In terms of bus connectivity, each shared memory peripheral must be reachable from both the MicroBlaze’s M\_AXI\_DC data cache interface and its M\_AXI\_DP data peripheral interface. A data access to an address in the

cached memory range will go over the M\_AXI\_DC bus (if there is a cache miss), but by setting the MSB of the address to 1, the access will bypass the cache and use the M\_AXI\_DP bus.

There are two ways to achieve this additional connectivity:

- **Add an additional AXI slave port to each shared memory peripheral.** Connect one port to the MicroBlaze's M\_AXI\_DC interface (and map it to a cached address range), and connect the other port to the M\_AXI\_DP interface (and map it to an uncached address range that differs from the first port's address range by just the MSB). Xilinx's DRAM controllers typically support multiple AXI slave ports.
- **Connect the M\_AXI\_DP bus to the M\_AXI\_DC bus with an AXI-to-AXI connector that also remaps addresses.** VectorBlox provides an **axi2axi\_remap** component for this purpose. (It is included in the pcores directory, and can be found in the XPS IP Catalog in the **Bus & Bridge** category.) Connect the component's AXI slave port to the M\_AXI\_DP bus, and connect its master port to the M\_AXI\_DC bus. Map the connector's slave port to an address range above 0x8000\_0000, large enough to span the uncached address ranges of all shared memory peripherals. Accesses over the M\_AXI\_DP bus that fall within the connector's address range are passed through to the M\_AXI\_DC bus, but with the MSB of the address set to 0, thus allowing uncached access to memory on the M\_AXI\_DC bus.

The advantage of this method is that it doesn't require an additional AXI slave port to be added to existing memory peripherals.

The figure below shows a MicroBlaze system with a two-port DRAM controller, with the first port mapped to the range 0x1000\_0000 to 0x17ff\_ffff and the second port mapped to the range 0x9000\_0000 to 0x97ff\_ffff.


The screenshot displays the Bus Interfaces tab in the Xilinx Vivado IDE. On the left, a hierarchical block diagram shows the system components, including the Microblaze core, its local memory blocks (ILMB, DLMB), and various peripheral modules connected via AXI4 and AXI4-Lite interfaces.

Name	Bus Name	IP Type
axi4lite_0		☆ axi_interconnect
axi4_0		☆ axi_interconnect
microblaze_0_ilmb		☆ lmb_v10
microblaze_0_dlmb		☆ lmb_v10
microblaze_0_bram_block		☆ bram_block
microblaze_0_i_bram_ctrl		☆ lmb_bram_if_cntlr
microblaze_0_d_bram_ctrl		☆ lmb_bram_if_cntlr
microblaze_0		☆ microblaze
DLMB	microblaze...	
ILMB	microblaze...	
M_AXI_DP	axi4lite_0	
M_AXI_DC	axi4_0	
M_AXI_IC	axi4_0	
MCB_DDR2		☆ axi_s6_ddrx
S0_AXI	axi4_0:micro...	
S1_AXI	axi4lite_0	
debug_module		☆ mdm
gpio_0		☆ axi_gpio
timer_0		☆ axi_timer
uart_0		☆ axi_uartlite
clock_generator_0		☆ clock_generator
proc_sys_reset_0		☆ proc_sys_reset

Instance	Base Name	Base Address	High Address	Size	Bus Inte	Bus Name
microblaze_0's Address Map						
microblaze_0_d_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_dlmb
microblaze_0_i_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_ilmb
MCB_DDR2	C_S0_AXI_BASEADDR	0x10000000	0x17FFFFFF	128M	S0_AXI	axi4_0
gpio_0	C_BASEADDR	0x40000000	0x4000FFFF	64K	S_AXI	axi4lite_0
uart_0	C_BASEADDR	0x40600000	0x4060FFFF	64K	S_AXI	axi4lite_0
debug_module	C_BASEADDR	0x41400000	0x4140FFFF	64K	S_AXI	axi4lite_0
timer_0	C_BASEADDR	0x41C00000	0x41C0FFFF	64K	S_AXI	axi4lite_0
MCB_DDR2	C_S1_AXI_BASEADDR	0x90000000	0x97FFFFFF	128M	S1_AXI	axi4lite_0

The figure below shows a system that uses an axi2axi\_remap component to allow uncached access to the DRAM controller over the M\_AXI\_DP bus, in the address range 0x9000\_0000 to 0x97ff\_ffff.



Name	Bus Name	IP Type
axi4lite_0		axi_interconnect
axi4_0		axi_interconnect
microblaze_0_ilmb		lmb_v10
microblaze_0_dlmb		lmb_v10
microblaze_0_bram_block		bram_block
microblaze_0_i_bram_ctrl		lmb_bram_if_cntlr
microblaze_0_d_bram_ctrl		lmb_bram_if_cntlr
microblaze_0		microblaze
DLMB	microblaze...	
ILMB	microblaze...	
M_AXI_DP	axi4lite_0	
M_AXI_DC	axi4_0	
M_AXI_IC	axi4_0	
MCB_DDR2		axi_s6_ddrx
S0_AXI	axi4_0:micro...	
axi2axi_remap_0		axi2axi_remap
S_AXI	axi4lite_0	
M_AXI	axi4_0	
debug_module		mdm
gpio_0		axi_gpio
timer_0		axi_timer
uart_0		axi_uartlite
clock_generator_0		clock_generator
proc_sys_reset_0		proc_sys_reset

Instance	Base Name	Base Address	High Address	Size	Bus Inte	Bus Name
microblaze_0's Address Map						
microblaze_0_d_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_dlmb
microblaze_0_i_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_ilmb
MCB_DDR2	C_S0_AXI_BASEADDR	0x10000000	0x17FFFFFF	128M	S0_AXI	axi4_0
gpio_0	C_BASEADDR	0x40000000	0x4000FFFF	64K	S_AXI	axi4lite_0
uart_0	C_BASEADDR	0x40600000	0x4060FFFF	64K	S_AXI	axi4lite_0
debug_module	C_BASEADDR	0x41400000	0x4140FFFF	64K	S_AXI	axi4lite_0
timer_0	C_BASEADDR	0x41C00000	0x41C0FFFF	64K	S_AXI	axi4lite_0
axi2axi_remap_0	C_S_AXI_RNG00_BA...	0x90000000	0x97FFFFFF	128M	S_AXI	axi4lite_0

## 2.4.2 ARM Cortex-A9 Data Cache Bypass

On the ARM Cortex-A9, the translation table in the CPU's Memory Management Unit (MMU) can be used to alias the physical address range of a shared memory to two logical address ranges that differ only in address bit 31. The memory attributes of the lower address range are set to "normal cacheable", whereas the attributes of the upper address range are set to "strongly-ordered" to make the region non-cacheable. (Setting the memory attributes of the upper range to "normal non-cacheable" does not seem to have the desired effect.)

The *MXP Programming Guide* gives an example of how to do this.

## 2.5 VectorBlox MXP Instantiation and Configuration

### 2.5.1 XPS

To add a VectorBlox MXP instance to your system, double-click on **VectorBlox MXP** in the XPS IP Catalog. XPS will open the parameter editor shown below. (**Note:** if you received a pre-synthesized netlist for the MXP core, you will not be able to change any of the parameters.)

UserSystemInterconnect Settings for BUSIF

HDLPDF

Base Parameters

Number of Vector Lanes

1

Number of Memory Lanes

1

AXI Master Data Width in Bits

32

Maximum Burst Size in Beats

16

Maximum Burst Size in Bytes

64

Maximum Number of Waves for Masked Instructions

128

Number of Mask Partitions

☒

Vector Custom Instructions

0

Scratchpad Size in KB

64

Multiplier Performance

Byte

AXI Master Protocol

AXI4

Instruction Port Type

Direct FSL

Fixed-Point Multiply Format

Custom Instruction Ports

VCUSTOM Opcode Depths

The parameters are described [below](#).

## 2.5.2 Parameters

**Number of Vector Lanes** The number of 32-bit vector lanes. This must be a power of 2.

**Number of Memory Lanes** The data bus width of the MXP DMA Engine's AXI master interface expressed in terms of 32-bit lanes. The number of memory lanes must be a power of two and no larger than the number of vector lanes.

**Maximum Burst Size in Beats** The maximum number of beats per burst issued by the DMA Engine's AXI master interface. (A beat is a clock cycle in which data is transferred between a source and sink interface.)

**Scratchpad Size** The Scratchpad RAM size in kilobytes.

**Multiplier Granularity** Sets the minimum multiplier size. This can be used to reduce FPGA multiplier resource utilization at the cost of performance. If set to **Byte**, then byte, halfword, and word multipliers are instantiated and multiplication of any element size runs at full speed. If set to **Halfword**, only word and halfword multipliers are instantiated; byte-width multiplication will be executed with the halfword multiplier and run at half speed. If set to **Word**, only word multipliers are instantiated; halfword-width multiplication will run at half speed and byte-width multiplication will run at quarter speed.

**Fixed-Point Multiply Format** These parameters affect the fixed-point multiply operation. They specify the number of least-significant bits that will be used to represent the fractional part of 32-bit, 16-bit, and 8-bit fixed-point numbers.

The fixed-point formats are also displayed in Q notation, where the first number specifies the number of integer bits and the second number specifies the number of fractional bits.

Fixed-point formats with no integer bits (Q0.X) are not allowed. Multiply high (VMULHI) is equivalent to fixed-point multiply for these formats and should be used instead.

The core configuration dialog box also displays a couple of derived parameters:

**AXI Master Data Width in Bits** The data bus width, in bits, of the DMA Engine's AXI master interface. This is derived from the number of memory lanes.

**Maximum Burst Size in Bytes** The AXI master interface's maximum burst size in bytes, as determined by the memory bus width and the maximum number of beats per burst.

## 2.6 VectorBlox MXP Port Connections

This section describes the MXP processor's interfaces:

**core\_clk** This is the main MXP clock, as well as the AXI clock. The MXP's AXI Master and Slave interfaces run synchronously to **core\_clk**.

**core\_clk\_2x** This clock must be double the frequency of the AXI clock **core\_clk** and must be synchronous to **core\_clk**. It should be generated from the same PLL that provides **core\_clk**.

**aresetn** This is the active low reset input. Assertion and deassertion must be synchronous to the AXI clock **core\_clk** and **core\_clk\_2x**.


**AXI3/AXI4 Master** The **M\_AXI** master interface is the MXP DMA Engine's interface to external memory. The data bus width is determined by the number of memory lanes selected in the MXP Parameter Editor. On the MicroBlaze version of MXP, AXI4 is used, but on the ARM version, AXI3 is used to facilitate connection to the Zynq PS' AXI3-only S\_AXI\_HP<sub>x</sub> slave ports without having an AXI4-to-AXI3 protocol converter (burst splitter) automatically inferred. The only difference between the AXI3 and AXI4 interfaces is the maximum burst length supported: 16 beats for AXI3 and 256 beats for AXI4.

**AXI4-Lite Slave** The **S\_AXI** slave interface allows the MicroBlaze or ARM CPU to access the MXP's scratchpad memory. It is typically connected to either the MicroBlaze's M\_AXI\_DP bus or Zynq PS's M\_AXI\_GP1 port. The slave data bus is 32-bits wide.

**Direct FSL Interface (MicroBlaze version only)** The MicroBlaze provides instructions to the MXP over a low-latency Direct FSL interface. The MXP's FSL\_SINK and FSL\_SRC interfaces must be connected to the MicroBlaze's DWFSLO and DRFSLO interfaces, respectively.


**AXI4 Instruction Slave (ARM version only)** The **S\_AXI\_INSTR** slave interface is used to receive instructions from the Zynq PS. It should be connected to the Zynq PS's M\_AXI\_GP0 interface.

The figure below shows the XPS bus connections between MicroBlaze and MXP in a system with a two-port DDR2 DRAM controller.



The next figure shows the XPS bus connections between the Zynq Processing System and MXP in a system where the ARM Cortex-A9 and MXP share data via the the Zynq's hard DDR controller.





Name	Bus Name	IP Type	IP Version
axi4_hp_0		axi_interconnect	1.06.a
axi4_instr_0		axi_interconnect	1.06.a
axi4lite_0		axi_interconnect	1.06.a
processing_system7_0		processing_system7	4.03.a
M_AXI_GP0	axi4_instr_0		
M_AXI_GP1	axi4lite_0		
S_AXI_HP0	axi4_hp_0:vectorblox_mxp_arm_0.M_AXI		
vectorblox_mxp_arm_0		vectorblox_mxp	1.00.a
M_AXI	axi4_hp_0		
S_AXI	axi4lite_0		
S_AXI_INSTR	axi4_instr_0:processing_system7_0.M_AXI_GP0		
clock_generator_0		clock_generator	4.03.a

After connecting the MXP interfaces in the **Bus Interfaces** tab, some ports will need to be connected in the **Ports** tab. To view these ports, you can use **Port Filters**, as shown below (check **Unconnected** and uncheck **Connected**).

Name	Connected Port	Class	Dir
<b>External Ports</b>			
axi4_0			
axi4lite_0			
microblaze_0_dlm_b			
microblaze_0_ilmb			
microblaze_0			
microblaze_0_bram_block			
microblaze_0_d_bram_ctrl			
microblaze_0_i_bram_ctrl			
vectorblox_mxp_0			
core_clk_2x		CLK	I
(BUS_IF) FSL_SINK	Connected ...		
FSL_Clk		CLK	I
(BUS_IF) FSL_SRC	Connected ...		
FSL_Clk		CLK	I
MCB_DDR2			
debug_module			
gpio_0			
timer_0			
uart_0			
clock_generator_0			
proc_sys_reset_0			

Port Filters
<b>By Interface</b>
<input checked="" type="checkbox"/> BUS
<input checked="" type="checkbox"/> IO
<b>By Connection</b>
<input checked="" type="checkbox"/> Defaults
<input type="checkbox"/> Connected
<input checked="" type="checkbox"/> Unconnected
<b>By Class</b>
<input type="checkbox"/> Clocks Only
<input checked="" type="checkbox"/> Clocks
<input type="checkbox"/> Resets Only
<input checked="" type="checkbox"/> Resets
<input type="checkbox"/> Interrupts Only
<input checked="" type="checkbox"/> Interrupts
<input checked="" type="checkbox"/> Others
<b>By Direction</b>
<input checked="" type="checkbox"/> Inputs
<input checked="" type="checkbox"/> Outputs
<input checked="" type="checkbox"/> InOuts

**core\_clk\_2x** This must be connected to a clock that is synchronous to and twice the frequency of **core\_clk**.

**FSL\_Clk (MicroBlaze version only)** This must be connected to the same port that provides **core\_clk**.

## 2.7 XPS Netlist and Bitstream Generation

Once all of the components in your system are connected correctly, you can proceed to netlist generation by selecting **Hardware** → **Generate Netlist**.

Netlist generation runs the Platgen program, which calls XST to synthesize each IP component as well as the top-level wrapper that connects all the IP components in the system.

Alternatively, you can directly generate the FPGA bitstream in XPS by selecting **Hardware** → **Generate Bitstream**. This will first generate the netlist and then run the Xilinx implementation tools (e.g. NGDBuild, MAP, PAR, TRACE, BitGen) to generate a bitstream.

## 3 Software

This section describes how to download one of the provided pre-built FPGA bitstreams to a supported development board and how to compile and run a test program on it.

If you have a VectorBlox MXP hardware IP release, the string **EXAMPLES** refers to the `examples` subdirectory of the extracted release.

If you have downloaded the VectorBlox MXP preview release from github, the string **EXAMPLES** below refers to the top-level directory from the extracted download.

### 3.1 Prerequisites

Before you begin, make sure you have:

- Installed Xilinx ISE 14.7
- Installed and tested the Digilent USB-JTAG drivers (if using ISE).
- A supported development board/kit. See the contents of `EXAMPLES/boards/`
- Connected your development board to your computer via USB cable and turned the board on.
- Configured your development board so that FPGA bitstreams and software ELF files can be downloaded via JTAG. For example, on the ZedBoard, the jumpers for MIO[6:2] should all be tied low.

### 3.2 Compiling and Running a Test Program

#### 1. Start a Command Shell.

If using Windows and ISE, select **Start Menu** → **All Programs** → **Xilinx Design Tools** → **ISE Design Suite** → **Accessories** → **ISE Design Suite 32/64 Bit Command Prompt**.

In Linux, open a terminal and run the appropriate `settings{32,64}.{sh,csh}` script in the root of your Xilinx ISE\_DS installation. (Select 32 or 64 depending on whether you want to use the 32-bit or 64-bit versions of the tools, and select sh or csh depending on whether you are using a Bourne-style shell, such as sh or bash, or a C Shell, such as csh or tcsh.) This sets up the proper environment variables for using the Xilinx development tools.

#### 2. Navigate to one of the prebuilt VectorBlox MXP systems for your development board, located in `EXAMPLES/boards/<board_name>/prebuilt_*`.

For example, for the ZedBoard, change directory to `EXAMPLES/boards/zedboard_arm/prebuilt_zedboard_arm_v16` for a 16-lane MXP system.

#### 3. Store the path to the directory in a shell variable. In Linux, assuming you are using a Bourne-style shell such as sh or bash, use

```
PROJ_ROOT=`pwd`
```

If using `csh` or `tcsh`, use

```
set PROJ_ROOT=`pwd`
```

In Windows, use

```
set PROJ_ROOT=%cd%
```

4. Navigate to a test application such as `vbw_vec_add_t`, located in `EXAMPLES/software/bmark/vbw_vec_add_t`.

5. **Make the executable.**

To compile the program for the FPGA bitstream you previously selected, you need to pass the location of the BSP to `make`. Assuming the `PROJ_ROOT` shell variable has been set appropriately, on Linux, run

```
make clean_all all PROJ_ROOT=$PROJ_ROOT
```

On Windows, run

```
make clean_all all PROJ_ROOT=%PROJ_ROOT%
```

After a long list of messages and a few seconds, the file **test.elf** should have been created.

Note that we used the `clean_all` target first to ensure that any libraries that might have been compiled against a different BSP in the past were cleaned and re-compiled. If you know that the libraries were already compiled for the selected BSP, you can omit the `clean_all` target.

6. **Program the FPGA.**

We provide a make target to program the FPGA with XMD. In Linux, use

```
make pgm PROJ_ROOT=$PROJ_ROOT
```

In Windows, use

```
make pgm PROJ_ROOT=%PROJ_ROOT%
```

8. Open a serial port terminal emulator to prepare to view the output from the board's USB-UART. On Linux, you can, for example, open a new terminal and run or `picocom -b 115200 /dev/ttyACM0`. On Windows, use a program such as PuTTY to connect to the USB serial port.

9. **Download the executable.**

We provide a make target to download the ELF with XMD. In Linux, use

```
make run PROJ_ROOT=$PROJ_ROOT
```

In Windows, use

```
make run PROJ_ROOT=%PROJ_ROOT%
```

9. **View execution output.** You should see output in the serial terminal emulator you opened in an earlier step. The executable may use stdin or stdout for `printf`, `scanf`, and similar functions.


## 4 Creating your own Standalone BSP

### 4.1 From the GUI

- Select **Project** → **Export Hardware Design to SDK...**, then click **Export & Launch SDK**. This will run Xilinx's psf2Edward utility to generate an XML platform description file (usually in `SDK/SDK_Export/hw`), then launch the SDK.
- In the Xilinx SDK, select the **Xilinx Tools** menu, then **Repositories**.
- The **Preferences** dialog box will open, with the **Repositories** page already selected.

If you are using ISE, and you copied the VectorBlox MXP `drivers` and `sw_services` directories to the Xilinx EDK installation directory as described in the installation section, you should see the directory corresponding to `$(XILINX_EDK)/sw/VectorBlox` under **SDK Installation Repositories**.


Otherwise, you must now add the location of the `drivers` and `sw_services` directories (i.e. their common parent directory) to the software repository list. Click **New...** next to either **Local Repositories** or **Global Repositories**, and add the repository location. Click **OK** to close the Preferences dialog box.
- From the **File** menu, select **New** → **Board Support Package**.
- Give your BSP a project name, and under **Board Support Package OS**, select **standalone**. Click **Finish**.
- In the **Board Support Package Settings** dialog box, click on **Overview** in the left panel, and look at the **Supported Libraries** section. You should see an entry for **vbware**, the VBXWare Library, as in the figure below.



If you do not see the VBXWare library listed, the likely reason is that the VectorBlox **sw\_services** directory is not in the SDK repository search path.

You can check the box next to **vbware** if you wish to include the VBXWare library in your BSP. However, **do not** check this box if you wish to compile and run the VectorBlox-supplied test programs because the Makefiles for these programs compile the VBXWare library separately from the BSP.

- In the same dialog box, click on **drivers** in the left panel. Check that the vectorblox\_mxp driver is assigned to the vectorblox\_mxp component. See below.



If the vectorblox\_mxp driver is not available as an option, the likely reason is that the VectorBlox **drivers** directory is not in the SDK repository search path.

- Click **OK** to close the BSP Settings dialog box and compile the standalone BSP library `libxil.a`.

## 4.2 From the Command-line

This section describes how to generate a standalone BSP from the command-line.

- If using XPS, change directory to your XPS project directory, then generate the XML hardware description with

```
make -f system.make exporttosdk
```

- Run Xilinx's appguru utility to create an MSS file from the XML file and the repository search path, e.g.:

```
appguru -hw SDK/SDK_Export/hw/system.xml
-pe microblaze_0 -lp repo_path -app empty_application -od bsp
```

This command creates the files for the XSDK “Empty Application” template in the output directory `bsp`. It uses the XML hardware specification in `SDK/SDK_Export/hw/system.xml` and targets the MicroBlaze processor instance `microblaze_0`. The `-lp repo_path` option adds the path `repo_path` to the software repository search path. Make sure `repo_path` points to the location where the `sw_services` and `drivers` directories reside.

**Note:** If targeting the ARM Cortex-A9 CPU in a Zynq FPGA, use `ps7_cortexa9_0` as the processor instance instead of `microblaze_0`.

- The generated MSS file in `bsp/system.mss` should contain an entry assigning the `vectorblox_mxp` driver to the `vectorblox_mxp` hardware instance, e.g.

```
BEGIN DRIVER
  PARAMETER DRIVER_NAME = vectorblox_mxp
  PARAMETER DRIVER_VER = 1.00.a
  PARAMETER HW_INSTANCE = vectorblox_mxp_0
END
```

- If you want to include the VBXWare library in the BSP, you must manually add the following lines to `bsp/system.mss`.

```
BEGIN LIBRARY
  PARAMETER LIBRARY_NAME = vbxware
  PARAMETER LIBRARY_VER = 1.00.a
END
```

However, **do not** add these lines if you wish to compile and run the VectorBlox-supplied test programs because the Makefiles for these programs compile the VBXWare library separately from the BSP.

- Extract the CPU-specific compilation flags from the generated Makefile:

```
grep ^CC_FLAGS bsp/Makefile > bsp/bsp_vars.mk
sed -i 's/^CC_FLAGS/CPU_FLAGS/' bsp/bsp_vars.mk
```

The `CPU_FLAGS` variable is used by the Makefiles for the VectorBlox-supplied programs in `TOPDIR/software/bmark`.

- Define the `PROCESSOR_TYPE` and `PROCESSOR_INSTANCE` variables in `bsp_vars.mk`. E.g.

```
echo "PROCESSOR_TYPE := microblaze" >> bsp/bsp_vars.mk
echo "PROCESSOR_INSTANCE := microblaze_0" >> bsp/bsp_vars.mk
```

**Note:** If targeting the ARM Cortex-A9 CPU in a Zynq FPGA, use `cortexa9` as the processor type and e.g. `ps7_cortexa9_0` as the processor instance.

- Remove unneeded files:

```
rm -f bsp/README.txt bsp/Makefile
```

- Generate the BSP from the MSS file:

```
libgen -hw SDK/SDK_Export/hw/system.xml -pe microblaze_0  
-lp repo_path -od bsp bsp/system.mss
```

Again, make sure `repo_path` points to the location of the `drivers` and `sw_services` directories.

**Note:** If targeting the ARM Cortex-A9 CPU in a Zynq FPGA, use `ps7_cortexa9_0` as the processor instance instead of `microblaze_0`.



## 5 Compiling the Test Programs with a different Standalone BSP

To compile the programs in `TOPDIR/software/bmark` with a different standalone BSP, there are some additional steps you must take:

- Open the file `TOPDIR/software/common/xil_vars.mk` for editing.
  - Change the `PROJ_ROOT` variable to point to the root of your XPS project directory.
  - Change the `HW_PLATFORM_XML` variable to point to the XML file generated by the `psf2Edward` program during the “Export to SDK” procedure. Normally the file can be found in the directory `$(PROJ_ROOT)/SDK/SDK_Export/hw`.
  - Change the `BSP_ROOT_DIR` variable to point to the root of BSP directory. Ensure that `BSP_INC_DIR` and `BSP_LIB_DIR` point to the correct `include` and `lib` subdirectories.
  - Change the `LD_SCRIPT` variable to point to the linker script you wish to use. In your linker script, use a stack size of 8 MB and a heap size of 64 MB if you want to be able to run all of the test programs.
- Create a file called **`bsp_vars.mk`** in `$(BSP_ROOT_DIR)` that defines the variables `CPU_FLAGS`, `PROCESSOR_TYPE`, and `PROCESSOR_INSTANCE`. `CPU_FLAGS` contains the compiler flags specific to the CPU configuration for your system. For example, on a MicroBlaze-based system, this might look like:

```
CPU_FLAGS := -mlittle-endian -mxl-barrel-shift
            -mxl-pattern-compare -mcpu=v8.50.c -mno-xl-soft-mul
```

On an ARM-based system this would typically be empty, i.e.

```
CPU_FLAGS :=
```

`PROCESSOR_TYPE` should be set to either `microblaze` or `cortexa9`; it determines which compiler and linker to use. `PROCESSOR_INSTANCE` should be the name of the CPU instance, usually `microblaze_0` or `ps7_cortexa9_0`. It is used to construct the `BSP_INC_DIR` and `BSP_LIB_DIR` variables (the paths to the BSP `include` and `lib` subdirectories).