

Simulation of Multi-input gates with Distinguishing Xs and X-Trees

Ryan D. Burrow

ECE 5505 Final Report

Keywords: Testing and Verification, Logic Simulation, Distinguishing X's

Contents

1	Introduction	1
2	Multi-input gates	2
2.1	overview	2
2.2	challenges	2
2.3	interesting parts	2

List of Figures

List of Tables

List of Algorithms

List of Acronyms

Chapter 1

Introduction

Chapter 2

Multi-input gates

2.1 overview

2.2 challenges

2.3 interesting parts

[1] [2] [3] [4] [5]

Bibliography

- [1] N. Sridhar and M. S. Hsiao, “On efficient error diagnosis of digital circuits,” in *Proceedings International Test Conference 2001 (Cat. No.01CH37260)*, Nov 2001, pp. 678–687.
- [2] X. Yu and R. D. Blanton, “Multiple defect diagnosis using no assumptions on failing pattern characteristics,” in *2008 45th ACM/IEEE Design Automation Conference*, June 2008, pp. 361–366.
- [3] J. B. Liu, A. Veneris, and H. Takahashi, “Incremental diagnosis of multiple open-interconnects,” in *Proceedings. International Test Conference*, Oct 2002, pp. 1085–1092.
- [4] V. D. Agrawal, D. H. Baik, Y. C. Kim, and K. K. Saluja, “Exclusive test and its applications to fault diagnosis,” in *16th International Conference on VLSI Design, 2003. Proceedings.*, Jan 2003, pp. 143–148.
- [5] B. Becker, M. Sauer, C. Scholl, and R. Wimmer, “Modeling unknown values in test and verification,” *Formal Modeling and Verification of Cyber-Physical Systems*, pp. 122–150, 2015.