

27C512A

512K (64K x 8) CMOS EPROM

FEATURES

- · High speed performance
- CMOS Technology for low power consumption
 - 25 mA Active current
 - 30 μA Standby current
- · Factory programming available
- · Auto-insertion-compatible plastic packages
- · Auto ID aids automated programming
- · High speed express programming algorithm
- Organized 64K x 8: JEDEC standard pinouts
 - 28-pin Dual-in-line package
 - 32-pin PLCC Package
 - 28-pin SOIC package
 - 28-pin TSOP package
 - 28-pin VSOP package
 - Tape and reel
- Data Retention > 200 years
- · Available for the following temperature ranges


Commercial: 0°C to +70°C
 Industrial: -40°C to +85°C
 Automotive: -40°C to +125°C

DESCRIPTION

The Microchip Technology Inc. 27C512A is a CMOS 512K bit electrically Programmable Read Only Memory (EPROM). The device is organized into 64K words by 8 bits (64K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 90 ns. This very high speed device allows the most sophisticated microprocessors to run at full speed without the need for WAIT states. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, VSOP, TSOP or SOIC packaging is available. Tape or reel packaging is also available for PLCC or SOIC packages.

PACKAGE TYPES



1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

Vcc and input voltages w.r.t. Vss......-0.6V to +7.25V

VPP voltage w.r.t. Vss during
programming-0.6V to +14V

Voltage on A9 w.r.t. Vss-0.6V to +13.5V

Output voltage w.r.t. Vss-0.6V to Vcc +1.0V

Storage temperature-65°C to +150°C

Ambient temp. with power applied-65°C to +125°C

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

	Name	Function
ľ	A0-A15	Address Inputs
	CE	Chip Enable
	OE /Vpp	Output Enable/Programming Voltage
	O0 - O7	Data Output
	Vcc	+5V Power Supply
	Vss	Ground
	NC	No Connection; No Internal Connection
	NU	Not Used; No External Connection is Allowed

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

 $Vcc = +5V \pm 10\%$

Commercial: Tamb = 0° C to $+70^{\circ}$ C Industrial: Tamb = -40° C to $+85^{\circ}$ C Extended (Automotive): Tamb = -40° C to $+125^{\circ}$ C

Extended (Automotive): Tamb = -40° C to $+125^{\circ}$ C Part* **Status** Symbol **Units Conditions Parameter** Min Max Logic "1" Input Voltages all VIH 2.0 Vcc+1 V Logic "0" VILV -0.5 0.8 Input Leakage all lu -10 10 μΑ VIN = 0 to VCC Logic "1" Vон 2.4 V $IOH = -400 \mu A$ **Output Voltages** all Logic "0" 0.45 Vol ٧ IOL = 2.1 mAOutput Leakage all ILO -10 10 μΑ Vout = 0V to Vcc CIN рF VIN = 0V; $Tamb = 25^{\circ}C$; Input Capacitance all 6 f = 1 MHz**Output Capacitance** all Cout 12 рF Vout = 0V; Tamb = $25^{\circ}C$; f = 1 MHzPower Supply Current, С VCC = 5.5VTTL input Icc 25 mΑ Active I, E TTL input Icc 35 mΑ f = 1 MHz; $\overline{OE}/VPP = \overline{CE} = VIL$: IOUT = 0 mA;VIL = -0.1 to 0.8V: VIH = 2.0 to VCC;Note 1 Power Supply Current, С TTL input ICC(S)TLL 1 mΑ I.E Standby TTL input ICC(S)TLL 2 mΑ CMOS input Icc(s)cmos 30 CE = Vcc±0.2V μΑ all

Note 1: Typical active current increases .75 mA per MHz up to operating frequency for all temperature ranges.

^{*} Parts: C=Commercial Temperature Range; I, E=Industrial and Extended Temperature Ranges

READ OPERATION AC CHARACTERISTICS TABLE 1-3:

AC Testing Waveform: VIH = 2.4V and VIL = .45V; VOH = 2.0V and VOL = 0.8V

Output Load: 1 TTL Load + 100 pF

Input Rise and Fall Times: 10 ns

Ambient Temperature: Commercial: Tamb = 0° C to +70 $^{\circ}$ C


Industrial: Tamb = -40° C to $+85^{\circ}$ C Extended (Automotive): Tamb = -40° C to $+125^{\circ}$ C

Parameter	Sym	27C512-90*		27C512-10*		27C512-12		27C512-15		Units	Conditions
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units	Conditions
Address to Output Delay	tACC	_	90	_	100		120	_	150	ns	CE = OE/ VPP = VIL
CE to Output Delay	tCE	_	90	_	100	_	120	_	150	ns	OE/VPP = VIL
OE to Output Delay	tOE	_	40	_	40	_	50	_	60	ns	CE = VIL
OE to Output High Impedance	tOFF	0	35	0	35	0	40	0	45	ns	
Output Hold from Address, CE or OE/ VPP, whichever occurred first	ton	0	_	0	_	0	_	0	_	ns	

^{*90/10} AC Testing Waveforms: VIH = 3.0V and VIL = 0V; VOH = 1.5V and VOL = 1.5V

Output Load: 1 TTL Load + 30 pF

FIGURE 1-1: **READ WAVEFORMS**



- (3) This parameter is sampled and is not 100% tested.

TABLE 1-4: PROGRAMMING DC CHARACTERISTICS

Ambient Temperature: Tamb = 25° C $\pm 5^{\circ}$ C Vcc = 6.5 V ± 0.25 V, \overline{OE} /VPP = VH = 13.0 V ± 0.25 V										
Parameter	Parameter Status Symbol Min. Max. Units Conditions (See Note 1)									
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V					
Input Leakage	_	ILI	-10	10	μΑ	VIN = 0V to VCC				
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4 —	0.45	V V	IOH = -400 μA IOL = 2.1 mA				
Vcc Current, program & verify	_	ICC2	_	35	mA	CE = VIL				
OE/VPP Current, program	_	IPP2	_	25	mA					
A9 Product Identification	_	VID	11.5	12.5	V					

Note 1: VCC must be applied simultaneously or before VPP voltage on $\overline{\text{OE}}/\text{VPP}$ and removed simultaneously or after the VPP voltage on $\overline{\text{OE}}/\text{VPP}$.


TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

for Program, Program Verify and Program Inhibit Modes AC Testing Waveform: VIH=2.4V and VIL=0.45V; VOH=2.0V; VOL=0.8V Ambient Temperature: $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ VCC = $6.5\text{V} \pm 0.25\text{V}$, $\overline{\text{OE}}/\text{VPP} = \text{VH} = 13.0\text{V} \pm 0.25\text{ V}$									
Parameter	Symbol	Min.	Max.	Units	Remarks				
Address Set-Up Time	tAS	2	_	μs					
Data Set-Up Time	tDS	2	_	μs					
Data Hold Time	tDH	2	_	μs					
Address Hold Time	tah	0	_	μs					
Float Delay (2)	tDF	0	130	ns					
Vcc Set-Up Time	tvcs	2	_	μs					
Program Pulse Width (1)	tpw	95	105	μs	100 μs typical				
CE Set-Up Time	tCES	2	_	μs					
OE Set-Up Time	toes	2	_	μs					
OE Hold Time	tOEH	2	_	μs					
OE Recovery Time	tor	2	_	μs					
OE /VPP Rise Time During Programming	tprt	50	_	ns					

Note 1: For express algorithm, initial programming width tolerance is 100 $\mu s \pm 5\%$.

^{2:} This parameter is only sampled and not 100% teted. Output float is defined as the point where data is no longer driven (see timing diagram).

FIGURE 1-2: PROGRAMMING WAVEFORMS (1)



Notes: (1) The input timing reference level is 0.8V for VIL and 2.0V for VIH.

(2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.

(3) $VCC = 6.5V \pm 0.25V$, $VPP = VH = 13.0V \pm 0.5V$ for express programming algorithm.

TABLE 1-6: MODES

Operation Mode	CE	OE/Vpp	A9	00 - 07
Read	VIL	VIL	Х	Dout
Program	VIL	VH	Х	DIN
Program Verify	VIL	VIL	Х	Dout
Program Inhibit	VIH	VH	Х	High Z
Standby	VIH	Х	Х	High Z
Output Disable	VIL	ViH	Х	High Z
Identity	VIL	VIL	VH	Identity Code

X = Don't Care

1.2 Read Mode

(See Timing Diagrams and AC Characteristics)
Read Mode is accessed when

- a) the CE pin is low to power up (enable) the chip
- b) the OE/VPP pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from $\overline{\text{CE}}$ to output (tCE). Data is transferred to the output after a delay (tOE) from the falling edge of $\overline{\text{OE}}/\text{VPP}$.

1.3 Standby Mode

The standby mode is entered when the $\overline{\text{CE}}$ pin is high, and the program mode is not identified.

When this conditions are met, the supply current will drop from 25 mA to 30 μ A.

1.4 Output Enable OE/VPP

This multifunction pin eliminates bus connection in multiple bus microprocessor systems and the outputs go to high impedance when:

• the OE/VPP pin is high (VIH).

When a VH input is applied to this pin, it supplies the programming voltage (VPP) to the device.

1.5 Erase Mode (UV Windowed Versions)

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1's" state as a result of being exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000 mW/cm² for approximately 40 minutes.

1.6 **Programming Mode**

The Express algorithm must be used for best results. It has been developed to improve programming yields and throughput times in a production environment. Up to 10 100-microsecond pulses are applied until the byte is verified. A flowchart of the Express algorithm is shown in Figure 1-3.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) $\overline{\text{OE}}/\text{VPP}$ is brought to the proper VH level, and
- c) CE line is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0 - A15 and the data to be programmed is presented to pins O0 - O7. When data and address are stable, a low going pulse on the \overline{CE} line programs that location.

1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) the \overline{OE}/VPP pin is low, and
- c) the $\overline{\text{CE}}$ line is low.

1.8 Inhibit


When programming multiple devices in parallel with different data, only \overline{CE} needs to be under separate control to each device. By pulsing the \overline{CE} line low on a particular device, that device will be programmed; all other devices with \overline{CE} held high will not be programmed with the data (although address and data will be available on their input pins).

1.9 Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and the device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The $\overline{\text{CE}}$ and $\overline{\text{OE}}/\text{VPP}$ lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin →	Input	Output									
Identity	Α0	0 7	O 6	O 5	O 4	O 3	O 2	0	0	H e x	
Manufacturer Device Type*	VIL VIH	0 1	0 0	1 0	0 0	1	0	0 0	1 0	29 0D	

^{*} Code subject to change



data?

FIGURE 1-3: PROGRAMMING EXPRESS ALGORITHM

27C512A Product Identification System

To order or to obtain information (e.g., on pricing or delivery),, please use listed part numbers, and refer to factory or listed sales offices.

