E28 Board

EPIC SBC supports Intel ATOM N270 Processor with Gigabit LAN / LVDS / TV out / 2COM / WIFI

User Manual

Manual Rev.: 1.0

Book Number: E28-2009.08.06

Revision

Version	Date	Author	Description
1.0	2009.08.06	chenyon	Initial release.

Copyright 2009

All Rights Reserved.

Manual's first edition:

For the purpose of improving reliability, design and function, the information in this document is subject to change without prior notice and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

Trademarks

E28 is a registered trademarks of WTM; IBM PC is a registered trademark of the International Business Machines Corporation; Pentium is a registered trademark of Intel Technologies Inc; Award is a registered trademark of Award Software International Inc; other product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.

Table of Contents

1	Introduction	5
	1.1 Specifications	
	1.2 Package Contents	
	7	
2	2 H/W Information	9
	2.1 Locations (Top Side)	9
	2.2 Locations (Bottom Side)	10
	2.3 Connector and Jumper Setting	11
3	Blos Setting	16
	3.1 Main Setup	17
	3.2 Advanced Setup	
	3.3 Power Setup19	
	3.4 PnP/PCI Setup	
	3.5 Peripherals Setup21	
4	BIOS Refreshing, WatchDog and GPIO Programming	26
	4.1 BIOS Refreshing26	
	4.2 WatchDog Programming	27
5	Electrical Characteristics	36
	5.1 Rasic Flactrical Characteristics Table	36

1 INTRODUCTION

Welcome to the E28 Computer. The E28 is a Intel 945GSE chipset based platform designed for low power consumption and wide operating temperature. It supports the Atom N270 processor, while coming with a 533MHz Front Side Bus.

1.1 Specifications

I Processor: on-board Intel Atom N270

- n Single core and supports 2-Threads.
- n 1.6GHz core frequency.
- n 533MHz FSB.
- n 512KBs L2 cache.
- n 2.5W low TDP.

I Chipset-North Bridge: Intel 945GSE

- n One SODIMM socket supports DDR II 533/400 SODIMM and capacity up to 2GBs max.
- **n** DVMT 3.0 supports 224MBs graphics memory max. (shared with system memory).
- n Analog display supports 400MHz/256-bit RAMDAC, resolution QXGA (2048x1536@75Hz).
- n 18-bit/36-bit LVDS supports Single/Dual channel LCD, resolution UXGA (1600x1200).
- n TV-OUT supports HDTV, 480P/720P/1080P/1080I.

I Chipset-South Bridge: Intel 82801GM

- n HD Audio Codec ALC662 supports 5.1 CH. audio output.
- n One PCI-e GbE controllers RTL8111DL support 1000/100/10 Mbps LANs.
- **n** Eight USB2.0 ports.
- n Supports +3.3V CompactFlash Type II card with Ultra-DMA mode 2/1/0.
- n Mini-PCIE supports One PCIE devices with PCIE Bus Master mode.

I Super I/O: F1862FG

- n Internal WatchDog, programmable 1~255 second(s)/minute(s).
- n 8 bits programmable bi-direction GPIOs, TTL-3.3V.
- **n** Two serial ports, supports RS232.
- **n** Two DC fan connectors, one supports ON/OFF control by system temperature.
- n Hardware monitor for voltage, fan speed and temperature.

I Others


- n Power requirement: +12Vdc input only (+12V@2.1A typically).
- n Operating temperature: $-40\sim75^{\circ}$ C ($-40\sim167^{\circ}$ F). [cold-start @ $-20\sim75^{\circ}$ C($-4\sim167^{\circ}$ F)].
- **n** Storage temperature: $-40 \sim 85^{\circ}$ C ($-40 \sim 185^{\circ}$ F).
- **n** Relative humidity: 0~90%@40°C (104°F), non-condensing.
- n Dimension: 165 mm x 115 mm.

1.2 Package Contents

Check if the following items are included in the package.

- I E28 EPIC SBC board
- I Quick Manual
- I Software Utility CD


1.3 Block Diagram



2 H/W INFORMATION

This chapter describes the installation of E28. First, it shows the function diagram and the layout of E28. Then describes the unpacking information which you should read carefully, as well as the jumper/switch settings for the E28 configuration.

2.1 Locations (Top Side)



1	IDE1		12	LVDS1		23	JP2	
2	JBAT		13	FP1		24	INVERTER1	
3	JP4	JP5	14	GPIO1		25	VGA	
4	ATX12V		15	JCOMP1	JCOMP2	_		
5	USB3	USB4	16	AUDIO2		27	LAN1	
6	PWOUT1		17	CHAFAN	SFAN1	28	PS1	
7	SATA1		18	MIC1		29	USB1	USB2
8	SATA2		19	LINE_OUT1		30	JP3	
9	BAT1		20	COM1	COM2	3	DC_JACK	
10	AV		2	MINI_PCIE1		32	KB/MS2	
1	VGA1		22	PARALLEL1				

33	SODIMM1	
34	U2	U3
35	CF1	

2.3 Connector and Jumper Setting

. IDE1:	IDE1 44pin connector.	2. JBAT: CMOS data					3. JP4 JP5: USB POWER connects			
	IDE1 44pin connector.	8 ¹	STATUS SETTING CMOS data retention. (Default). Short CMOS data Clear			8	1-2 2-3	SETTING USB POWER ON DISABLE (Default) USB POWER ON ENANLE		
	2V: External +12V DC nput connector.	5. USB USB2.0		34: Internector.	nal			er output co	-12V and +5\ onnector (for	
\$ 3 3 2 1	PIN SETTING 1 GND 2 GND 3 +12V 4 +12V	1 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	PIN 1 3 5 7 9	SETTING +5V USB3- USB3+ GND GND	PIN 2 4 6 8 10	SETTING +5V USB4- USB4+ GND GND		PIN 1 2 3 4	SETTING +12V GND GND +5V	
'. SATA	8. SATA2: SATA device connector #2.					9. BAT1: CMOS battery holder.				
°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°	SATA device connector #1.	ంంంంం	SATA	device o	onn	ector #2.	† ()	CMOS batte	ry holder.	

0. AV: Infrared device connector.

11. VGA1: Extra VGA signal connector.

12. LVDS1: LCD panel (LVDS, 18-bit/36-bit) connector.




SETTING SETTING PIN PIN RED 2 1 GND **GREED** 4 3 **GND** 5 **BULE GND** 6 7 **HSYNC** 8 **GND VSYNC** 10 5V DDC_CLK DDC_DAT 11


3. FP1: Front panel connector.







AV device connector.



PIN	SETTING	PIN	SETTING
1	GPIO [50]	2	GPIO [54]
3	GPIO [51]	4	GPIO [55]
5	GPIO [52]	6	GPIO [56]
7	GPIO [53]	8	GPIO [57]
9	GND	10	+3.3V

SETTING SETTIN VCC 2 VCC 1 VCC-3 4 **GND GND GND** RX00-8 RX00-RX01-RX01 11 RX02-12 RX02 13 GND GND 15 RX0C-RX0C+ 17 RX03-18 RX03+ RXE0-RXE0+ RXE1-RXE1+ RXE2-RXE2+ 25 **GND** 26 GND RXEC-RXEC+ RXE3-RXE3+


E: Even for dual channel. O: Odd for single channel

5. JCMOP1 JCOMP2: COM 9pin 5V or 12V selection.

16. AUDIO2: 5.1 channels Audio signal connector.

17. CHAFAN	SFAN1:
System DC fan	connector.







P	PIN	SETTING	PIN	SETTING
	1	MIC2_L	2	NC
	3	MIC2_R	4	GPIO
	5	LINEOUT2-R	6	GND
	7	SENSE_B	8	
	9	LINEOUT2-L	10	GND



PIN SETTING				
1	GND			
2	+12V			
3	Fan speed data			

ON/OFF controlled by system temperature settir of BIOS.

8. MIC1	19. LINE_OUT1:				20. COM1 COM2: RS232 signs							
onnecto	connector for AUDIO OUT.				connec	connector.						
									DINI	OFTTIMO	DIM	OFTTINIO
								H		SETTING	PIN	SETTING
				ootor for	VIIDI	O OUT	1 2		1	DCD	2	RX
• •	connector for MIC.		conne	ector for	AUDI	0 001	- 38		3	TX	4	DTR
•		•• ••					8		5	GND	6	DSR
							9 10		7	RTS	8	CTS
									9	RI	10	NC
21. MINI_	PCIE1:	22. PAI	RALL	EL: LP	Т		23. JP2	2: L	CD	panel c	Irivi	na
	or for MINI PCIE1.	connec					voltage			-		-9
			PIN	SETTING	PIN	SETTING						
			1	STB-	14	AFD-						
			2	PD0	15	ERR-						
	connector for MINI_PCIE1	14 25	3	PD1	16	INIT-	8 2 3					
			4	PD2	17	SLIN-						
• =:			5	PD3	18	GND			STAT	rue	SETT	INC
			6	PD4	19	GND			+3.3V for LCD p			
			7	PD5	20	GND			2-3	2-3 (Defau		
				PD6	21	GND			1-	1-2 +5V for LCD panel		
			9	PD7	22	GND						2 parion
			10	ACK-	23	GND						
			11	BUSY	24	GND						
			12	PE	25	GND						
			13	SLCT		- CALE						
)	DTED1. I CD nanal	25 VC			fo		26. TV-OUT: TV-out signal					ol .
14. INVE	RTER1: LCD panel			SUB-15						v-out s	sign	al
				or VGA	outp	ut.	connec	tor	•			
	PIN SETTING							PI	IN :	SETTING	PIN	SETTING
	1 GND						1 7	1		S-Y	2	GND.
1 1 2	2 GND	(a)	D-SII	B-15 fem	ale c	onnector	•		3	GND	4	AV.
23456	3 BKL_CTL	888		GA outpu			5	•	5	S-Pr	6	
6	4 BKL EN			• a.pu	· 		5 0					
	5 12V											
	6 12V											

	RJ45 connector for hernet port #1.	28. PS1: connec	KB+MS tor for port .	29. USB1 USB2: USB A-type stack connector for USB2.0 port,		
2	RJ45 connector for Gigabit Ethernet port #1. Wake-On-LAN supported.	••	KB+MS connector for port .		Upper: Port #2. Lower: Port #1.	
30. JP3: (Selection.	CF Master or Slave	31. DC_c input co	JACK: power 12V nnector.	32. KB/MS2: KB+MS Extra connector.		
8 1 2 3	1-2: MASTER 2-3: SLAVE.	(M ²)	power 12V input connector.			
	IM1: 200-pin ed DDR		U3: BIOS socket for PROM (system BIOS	35. CF1: Type		
socket.		access).		card socket.		
	Supports DDR ∏ 533/400MHz un-buffered and non-ECC SODIMM. Capacity is 2GBs max.		BIOS socket for flash EEPROM.		+3.3V CF card only and UDMA mode supported.	

NOTE 1:

FP1: Front panel connector.



OTATUO	OFTTINO				
STATUS	SETTING				
4.0	110 150				
1-3	HD_LED				
2-4	PW_LED				
5-7	Reset				
6-8	PW_BN.				


3 BIOS SETTING

This chapter describes the BIOS menu displays and explains how to perform common tasks needed to get the system up and running. It also gives detailed explanation of the elements found in each of the BIOS menu displays. The following topics are covered:

- I Main Setup
- I Advanced Setup
- I Power Setup
- I PnP/PCI Setup
- I Peripherals Setup
- I PC Health Setup
- I Boot Setup
- I Exit Setup


Once you enter the BIOS CMOS setup utility, you can use the control keys that listed at the bottom of the menu to select the desired value in each item.

3.1 Main Setup



Option	Choice	Description			
Date Setup	N/A	To set the system date. Note that the 'Day' automatically changes when you set the date.			
Time Setup	N/A	To set the system time.			
IDE Channel 0 Master/Slave IDE Channel 2 Master/Slave	N/A	Press <enter> to view the IDE device's information and related parameters.</enter>			
Halt On	All Errors, No Errors, All, But keyboard.	To select the situation in which you want the BIOS to stop the POST process and notify you.			


3.2 Advanced Setup




Option	Choice	Description		
Quick Power On Self Test	Enabled Disabled	This category speeds up Power On Self Test (POST) after you have powered up the computer. If it is set to <i>Enabled</i> , BIOS will shorten or skip some check items during POST.		
Full Screen Logo Show	Enabled Disabled	Select Enabled to show the OEM full screen logo if you have add-in BIOS.		
Boot Display	CRT LVDS CRT+LVDS TV CRT+DVI	To set the display device.		
Panel Type	800x600 1024x768	To set the LVDS panel resolution that you want.		
DVMT mode	FIXED DVMT Both	To set the mode of Dynamic Video Memory Technolog (DVMT).		

DVMT/FIXED	64MB	
	128MB	To set the shared memory size for DVMT.
Memory Size	224MB	

3.3 Power Setup




3.4 PnP/PCI Setup




Option	Choice	Description		
Reset Configuration Data	Enabled Disabled	Normally, you leave this field <i>Disabled</i> . Select <i>Enabled</i> to reset Extended System Configuration Data (ESCD) when you exit setup. If you have installed a new add-on and the system reconfiguration has caused such a serious conflict, then the operating system can not boot.		
Resources Controlled By	Auto(ESCD) Manual	The Award Plug and Play BIOS has the capacity to automatically configure all of the boot and Plug and Play compatible devices. However, this capability means absolutely nothing unless you are using a Plug and Play operating system such as Windows 95. If you set this field to "manual," then you may choose specific resources by going into each of the submenus.		
IRQ Resources	N/A	When resources are controlled manually, assign a type to each system interrupt, depending on the type of the device that uses the interrupt.		

3.5 Peripherals Setup




Option	Choice	Description
Onboard Serial Port 1	Serial Port 1: 3F8 / IRQ4	
Onboard Serial Port 2	Serial Port 2: 2F8 / IRQ3	Select an address and the corresponding
Onboard Serial Port 3	Serial Port 3: 3E8 / IRQ11	interrupt for each serial port.
Onboard Serial Port 4	Serial Port 4: 2E8 / IRQ10	
AC97 Auido Select	Enabled	This item allows you to decide to enable/disable AC97 Audio.
	Disabled	enable/disable AC97 Audio.
USB Device setting	Press Enter	Press <enter> to Enabled/Disabled USB controllers and view device's information.</enter>
OnChip IDE Device	N/A	Press <enter> to Enabled/Disabled IDE/SATA controllers or set parameters.</enter>

3.6 PC Health Setup




3.7 Boot Setup



Option	Choice	Description		
First / Second / Third Boot Device/Other Boot Device	Hard Disk CDROM USB-FDD USB-CDROM LAN	The BIOS attempts to load the operating system from the devices in the sequence selected in these items.		
Lan Boot Select	Disabled Disabled Lan-1 Lan-2	These fields allow the system to search for an OS from LAN.		
Hard Disk Boot Priority	N/A	Press <enter> to set the boot priority for each bootable device.</enter>		

3.8 Exit Setup



Option	Choice	Description
Save & Exit Setup	Pressing <enter> on this item for confirmation: Save to CMOS and EXIT (Y/N)? Y</enter>	Press "Y" to store the selections made in the menus in CMOS – a special section of memory that stays on after you turn your system off. The next time you boot your computer, the BIOS configures your system according to the Setup selections stored in CMOS. After saving the values the system is restarted again.
Load Optimized Defaults	l	Press 'Y' to load the default values that are factory-set for optimal-performance system operations.

Exit Without Saving	Pressing <enter> on this item for confirmation: Quit without saving (Y/N)?</enter>	This allows you to exit Setup without storing any changes in CMOS. The previous selections remain in effect. This shall exit the Setup utility and restart your computer.
Set Password	Pressing <enter> on this item for confirmation: ENTER PASSWORD:</enter>	When a password has been enabled, you will be prompted to enter your password every time you try to enter setup. This prevents unauthorized persons from changing any part of your system configuration. Type the password, up to eight characters in length, and press <enter>. The password typed now will clear any previous password from the CMOS memory. You will be asked to confirm the password. Type the password again and press <enter>. You may also press <esc> to abort the selection and not enter a password. To disable a password, just press <enter> when you are prompted to enter the password will be disabled. Once the password is disabled, the system will boot and you can enter Setup freely.</enter></esc></enter></enter>



BIOS REFRESHING, WATCHDOG AND GPIO PROGRAMMING

4.1 BIOS Refreshing

The BIOS program instructions are contained within computer chips called FLASH ROMs that are located on your system board. The chips can be electronically reprogrammed, allowing you to update your BIOS firmware without removing and installing chips.

The E28 provides the FLASH BIOS update function for you to easily to update BIOS. Please follow these operating steps to update BIOS:

Step 1:	You must boot up system into MS-DOS first and please don't detect files CONFIG.S and AUTOEXEC.BAT.	
Step 2:	In the MS-DOS mode, you should execute the AWDFLASH program to update BIOS.	
Step 3:	Follow all messages then you could update BIOS smoothly.	

4.2 WatchDog Programming

This section describes the usage of WatchDog. E 28 integrated the WatchDog that enable user to reset the system after a time-out event. User can use a program to enable the WatchDog and program the timer in range of 1~255 second(s)/minute(s). Once user enables the WatchDog, the timer will start to count down to zero except trigger the timer by user's program continuously. After zeroize the timer (stop triggering), the WatchDog will generate a signal to reset the system. It can be used to prevent system crash or hang up. The WatchDog is disabled after reset and should be enabled by user's program.

Please refer to the following table to program WatchDog properly, and user could test WatchDog under 'Debug' program.

Address port: 2E and Data port: 2F				
C:>debug	To enter debug mode.			
-o 2E 87	To optor configuration			
-o 2E 87	To enter configuration.			
-o 2E 07	To point to Logical Device Number Reg.			
-o 2F 07	To select logical device 7 (WatchDog)			
-o 2E 30 -o 2F 01	To activate WatchDog.			
-o 2E F5	Preparing to select the unit of timer equals minute or second.			
-l 2F	To read the value of index "2F".			
	The value "xx" equals [(value of index "2F") OR (F7) or (FF)].			
-o 2F xx	OR (F7): unit is second.			
	OR (FF): unit is minute.			
-o 2E F6	Preparing to set the WatchDog timer value.			
-o 2F ##	The value "##" ranges between 01 ~ FF (1 ~ 255).			
-0 21 ##	00: To disable WatchDog.			
-o 2E FA	Preparing to set the WatchDog output signal.			
-l 2F	To read the value of index "2F".			
-o 2F xx	The value "xx" equals [(value of index "2F") OR (01)].			
-0 21 77	To issue signal WDTRST to reset system.			
-o 2E F5	Preparing to start the WatchDog timer counting.			
-l 2F	To read the value of index "2F".			
-o 2F xx	The value "xx" equals [(value of index "2F") OR (20)].			
-U ZI XX	To start timer counting.			
-q	To quit debug mode			

WatchDog demo program in Turbo C++ as following:

```
//-----
// Turbo C++ Version 3.0 Copyright(c) 1990, 1992 by Borland International,Inc.
// Describe : F81865 WatchDog timer test
// Language include files
#include <conio.h>
#include <stdlib.h>
#include <stdio.h>
#include <dos.h>
// Normal procedure
//-----
void Show_Help();
// Main procedure
//-----
int main(int argc, char *argv[])
unsigned char IO_Port_Address=0x2E;
unsigned char Time;
int Temp;
if ( argc != 2 )
{ Show_Help();
         return 1;
clrscr();
Time=atoi(argv[1]);
// Set Watchdog
```

```
outportb(IO_Port_Address,0x87);
                                    // Enter Configuration
outportb(IO_Port_Address,0x87);
outportb(IO_Port_Address,0x07);
                                    // Point to Logical Device Number Reg.
outportb(IO_Port_Address+1,0x07);
                                    // Select logical device 7, (Watchdog Function)
outportb(IO_Port_Address,0x30);
                                    // Device Active register
outportb(IO_Port_Address+1,0x01);
outportb(IO_Port_Address,0xF5);
                                    // Select Watchdog count mode seconds or minutes
outportb(IO_Port_Address+1,inportb(IO_Port_Address+1)&0xF7);
                                                                   // Default is second, bit3=0
outportb(IO_Port_Address,0xF5);
                                    // Select Watchdog output mode
outportb(IO_Port_Address+1,inportb(IO_Port_Address+1)|0x10);
                                                                  // Set to Pulse mode, bit4=1
outportb(IO_Port_Address,0xF6);
                                    // Set Watchdog Timer Value
outportb(IO_Port_Address+1,Time); // 0x00 to disable, max 0xFF
outportb(IO_Port_Address,0xFA);
                                    // Set Watchdog Time out output via WDTRST
outportb(IO Port Address+1,inportb(IO Port Address+1)|0x01); // bit0=1
outportb(IO_Port_Address,0xF5);
                                    // Start Watchdog Time counting
outportb(IO Port Address+1,inportb(IO Port Address+1)|0x20); // bit5=1
textcolor(YELLOW);
for(Temp=Time;Temp>0;Temp--)
{ outportb(IO_Port_Address,0xF6);
Time=inportb(IO_Port_Address+1);
                                    // Read Watchdog Timer Value
gotoxy(20,10);
cprintf(">>> After %3d Second will reset the system. <<<",Time);</pre>
delay(1000);
}
textcolor(LIGHTRED);
gotoxy(18,10);
```

```
cprintf("If you can see this message, Reset system is Fail", Time);
return 1;
}
// Function : Show_Help()
// Input
// Change : -
// Return : -
// Description : Show Title string.
void Show_Help()
{
clrscr();
printf("WatchDog Test for F81865
                             n\n";
printf("Sample:
                              \n");
printf("
            WDT.EXE 10
                               \n");
printf("( For 10 seconds to reset. )\n");
}
```

4.3 GPIO Programming

This section describes the usage of GPIOs. E28 integrated eight bits, bidirectional, and software programmable GPIOs for user's application.

TTL-3.3V,

		Addr	ess port	t: 2E and	d Data p	ort: 2F		
GP##	GP57	GP56	GP55	GP54	GP53	GP52	GP51	GP50
Bit #	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)

GPIO demo program in Turbo C++ as following:

//=====================================
// Turbo C++ Version 3.0 Copyright(c) 1990, 1992 by Borland International,Inc.
//=====================================
// Describe : GPIO50~GPIO57 Test utility for F81865.
//=====================================
//=====================================
// Language include files
//=====================================
#include <conio.h></conio.h>
#include <stdio.h></stdio.h>
//=====================================
// Normal procedure
//=====================================
void Show_Help();
void Show_Fail();
void Show_Pass();
//
// Main procedure
//=====================================
int main(int argc)
{

```
char *Model_Name="AR-B5432";
 unsigned char
             IO_PORT_BASE=0x2E; // DATA_PORT = IO_PORT_BASE + 1;
 unsigned char data;
 int result=0;
 if (argc > 1)
  { Show_Help(); return 1; }
 clrscr();
 textcolor(WHITE);
 gotoxy(1, 1);
gotoxy(1, 2); cprintf("|| F81865 GPIO Test Utility v1.0 Acrosser Technology Co., Ltd.
                                                                ||");
 gotoxy(1, 3);
gotoxy(1, 4);
gotoxy(1, 5); cprintf("|| Model Name :
                                                                     ||");
 gotoxy(1, 6); cprintf("|| SIO IO Base:
                                                                   ||");
 gotoxy(1, 7);
// Show Got Parameter Informat
 textcolor(LIGHTGRAY);
 gotoxy(18,5); cprintf("%s",Model_Name);
 gotoxy(18,6); cprintf("%X",IO_PORT_BASE);
 // Enter F81865 Config
 outportb(IO_PORT_BASE,0x87);
 outportb(IO_PORT_BASE,0x87);
 // Set Multi-function Pins to GPIO
 outportb(IO_PORT_BASE,0x2A);
 outportb(IO_PORT_BASE+1,(inportb(IO_PORT_BASE+1) | 0x08));
 // Select GPIO Port device
 outportb(IO_PORT_BASE,0x07);
 outportb(IO_PORT_BASE+1,0x06);
```

```
// Set GPIO Port Active
outportb(IO_PORT_BASE,0x30);
outportb(IO_PORT_BASE+1,0x01);
// Set F81865 GPIO50~53 to Output, GPIO54~GPIO57 to Input
outportb(IO_PORT_BASE,0xA0);
outportb(IO_PORT_BASE+1,0x0F);
// Set F81865 GPIO50~53 to High
outportb(IO_PORT_BASE,0xA1);
outportb(IO_PORT_BASE+1,0x0F);
// Read F81865 GPIO54~57 Status, if not High error.
outportb(IO_PORT_BASE,0xA2);
data=inportb(IO_PORT_BASE+1)&0xF0;
if(data!=0xF0)
   result=1;
// Set F81865 GPIO50~53 to Low
outportb(IO_PORT_BASE,0xA1);
outportb(IO_PORT_BASE+1,0x00);
// Read F81865 GPIO54~57 Status, if not Low error.
outportb(IO_PORT_BASE,0xA2);
data=inportb(IO_PORT_BASE+1)&0xF0;
if(data!=0x00)
   result=1;
// Set F81865 GPIO50~53 to input, GPIO54~GPIO57 to Output
outportb(IO_PORT_BASE,0xA0);
outportb(IO_PORT_BASE+1,0xF0);
// Set F81865 GPIO54~57 to High
outportb(IO_PORT_BASE,0xA1);
outportb(IO_PORT_BASE+1,0xF0);
// Read F81865 GPIO50~53 Status, if not High error.
outportb(IO_PORT_BASE,0xA2);
data=inportb(IO_PORT_BASE+1)&0x0F;
if(data!=0x0F)
   result=1;
```

```
// Set F81865 GPIO54~57 to Low
  outportb(IO_PORT_BASE,0xA1);
  outportb(IO_PORT_BASE+1,0x00);
  // Read F81865 GPIO50~53 Status, if not Low error.
  outportb(IO_PORT_BASE,0xA2);
  data=inportb(IO_PORT_BASE+1)&0x0F;
  if(data!=0x00)
     result=1;
  // Exit F81865 Config
  outportb(IO_PORT_BASE,0xAA);
  if(result)
    Show_Fail();
  else
    Show_Pass();
  return result;
}
// Function : Show_Help()
// Input
// Change : -
// Return : -
// Description : Show Title string.
void Show_Help()
{
   clrscr();
   printf("GPIO Test utility for F81865\n\n");
   printf("VCC
                                 GND
                                       \n");
   printf("GPIO50
                   廷廷廷廷
                               GPIO54\n");
   printf("GPIO51
                    廷廷廷廷
                                GPIO55\n"):
   printf("GPIO52
                    廷廷廷廷
                                GPIO56\n");
   printf("GPIO53
                   廷廷廷廷
                               GPIO57\n");
}
```

```
// Function : Show_Fail()
// Input
        : -
// Change : -
// Return :-
// Description : Show Fail Message.
//============
void Show_Fail()
{
  textcolor(LIGHTRED);
                                                        ");
  gotoxy(20,10);
                 cprintf(" 詗詗詗詗
                                酮酮酮
                                          詗詗
                                                 詗
                                           詗
                                                詗
  gotoxy(20,11); cprintf(" 詗
                                    詗
                                                        ");
                                          詗
                                                詗
  gotoxy(20,12); cprintf(" 詗詗詗? 詗詗詗詗
                                                       ");
                                                詗
                                          詗
  gotoxy(20,13);
                cprintf(" 詗
                                詗
                                                       ");
                                      詗
                                          詗詗
                                詗
                                      詗
                 cprintf(" 詗
  gotoxy(20,14);
                                                詗詗詗詗");
}
// Function : Show_Pass()
// Input
       : -
// Change : -
// Return : -
// Description : Show Pass Message.
void Show_Pass()
{
  textcolor(LIGHTGREEN);
  gotoxy(20,10);
                 cprintf(" 詗詗詗詗
                                 詗詗詗
                                        訶訶訶訶 訶訶訶訶");
  gotoxy(20,11);
                cprintf(" 詗
                             詗
                                 詗
                                    詗
                                        詗
                                                詗
                                                        ");
                cprintf(" 詗訶訶訶 訶訶訶訶 訶訶訶訶 訶訶訶訶");
  gotoxy(20,12);
                 cprintf(" 詗
  gotoxy(20,13);
                                詗
                                      詗
                                              詗
                                詗
                 cprintf(" 詗
  gotoxy(20,14);
                                      詗 詗詗詗詗 詗詗詗詗");
}
```

5

ELECTRICAL CHARACTERISTICS

5.1 Basic Electrical Characteristics Table

Electrical Characteristics					
	Parameter / Condition		Value		
		Min.	Тур.	Max.	Unit
+12V	External power input for system or +12Vdc power output (for SATA, LCD inverter, etc.)	11.4	12.0	12.6	V
+5V	+5Vdc power output (for SATA, USB, DVI, etc.)	4.75	5.0	5.25	V
+3.3V	+3.3Vdc power output (for LVDS, PCI-104, etc.)	3.14	3.30	3.46	V
GPIO V _{IL}	GPIO's maximum Input LOW voltage	-	-	0.8	V
GPIO V _{IH}	GPIO's minimum input HIGH voltage	2.0	-	-	V
GPIO V _{OL}	GPIO's typical output LOW voltage	-	0	-	V
GPIO V _{OH}	GPIO's typical output HIGH voltage	-	3.3	-	V