

# 16/32-Bit RISC Flash Microcontroller

#### **FEATURES**

- High-Performance Static CMOS Technology
- TMS470R1x 16/32-Bit RISC Core (ARM7TDM™)
  - 60-MHz (Pipeline Mode)
  - Independent 16/32-Bit Instruction Set
  - Open Architecture With Third-Party Support
  - Built-In Debug Module
  - Utilizes Big-Endian Format
- Integrated Memory
  - 768K-Byte Program Flash
    - 3 Banks With 18 Contiguous Sectors
    - Internal State Machine for Programming and Erase
  - 48K-Byte Static RAM (SRAM)
- 15 Dedicated GIO Pins, 1 Input-Only GIO Pin, and 71 Additional Peripheral I/Os
- Operating Features
  - Core Supply Voltage (V<sub>CC</sub>): 1.81–2.05 V
  - I/O Supply Voltage (V<sub>CCIO</sub>): 3.0–3.6 V
  - Low-Power Modes: STANDBY and HALT
  - Extended Industrial Temperature Range
- 470+ System Module
  - 32-Bit Address Space Decoding
  - Bus Supervision for Memory and Peripherals
  - Analog Watchdog (AWD) Timer
  - Real-Time Interrupt (RTI)
  - System Integrity and Failure Detection
  - Interrupt Expansion Module (IEM)
- Direct Memory Access (DMA) Controller
  - 32 Control Packets and 16 Channels
- Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
  - Multiply-by-4 or -8 Internal ZPLL Option
  - ZPLL Bypass Mode


- Ten Communication Interfaces:
  - Five Serial Peripheral Interfaces (SPIs)
    - 255 Programmable Baud Rates
  - Two Serial Communications Interfaces (SCIs)
    - 2<sup>24</sup> Selectable Baud Rates
    - Asynchronous/Isosynchronous Modes
  - Three High-End CAN Controllers (HECCs)
    - 32-Mailbox Capacity Each
    - Fully Compliant With CAN Protocol, Version 2.0B
- High-End Timer (HET)
  - 32 Programmable I/O Channels:
    - 24 High-Resolution Pins
    - 8 Standard-Resolution Pins
  - High-Resolution Share Feature (XOR)
  - High-End Timer RAM
    - 128-Instruction Capacity
- 16-Channel 10-Bit Multi-Buffered ADC (MibADC)
  - 256-Word FIFO Buffer
  - Single- or Continuous-Conversion Modes
  - 1.55-µs Minimum Sample and Conversion
  - Calibration Mode and Self-Test Features
- Eight External Interrupts
- Flexible Interrupt Handling
- External Clock Prescale (ECP) Module
  - Programmable Low-Frequency External Clock (CLK)
- On-Chip Scan-Base Emulation Logic, IEEE Standard 1149.1<sup>(1)</sup> (JTAG) Test-Access Port
- 144-Pin Plastic Low-Profile Quad Flatpack (PGE Suffix)
- (1) The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.

₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ARM7TDM is a trademark of Advanced RISC Machines Limited (ARM). All other trademarks are the property of their respective owners.





A. GIOA[0]/INT0 (pin 39) is an input-only GIO pin.

www.ti.com

#### DESCRIPTION

The TMS470R1B768<sup>(1)</sup> device is a member of the Texas Instruments (TI) TMS470R1x family of general-purpose 16/32-bit reduced instruction set computer (RISC) microcontrollers. The B768 microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The TMS470R1B768 utilizes the big-endian format where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The B768 RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The B768 device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements [including an interrupt expansion module (IEM) and a 16-channel direct-memory access (DMA) controller]
- 768K-byte flash
- 48K-byte SRAM
- Zero-pin phase-locked loop (ZPLL) clock module
- Analog watchdog (AWD) timer
- · Real-time interrupt (RTI) module
- Five serial peripheral interface (SPI) modules
- Two serial communications interface (SCI) modules
- Three high-end CAN controller (HECC) modules
- 10-bit multi-buffered analog-to-digital converter (MibADC) with 16 input channels
- High-end timer (HET) controlling 32 I/Os
- External clock prescale (ECP) module
- Up to 86 I/O pins and 1 input-only pin

The functions performed by the 470+ system module (SYS) include:

- · Address decoding
- Memory protection
- Memory and peripherals bus supervision
- · Reset and abort exception management
- Expanded interrupt capability with prioritization for all internal interrupt sources
- Device clock control
- Direct-memory access (DMA) and control
- Parallel signature analysis (PSA)

This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189). For a more detailed functional description of the IEM module, see the *TMS470R1x Interrupt Expansion Module* (*IEM*) *Reference Guide* (literature number SPNU211). And for a more detailed functional description of the DMA module, see the *TMS470R1x Direct-Memory Access* (*DMA*) *Controller Reference Guide* (literature number SPNU210).

The B768 memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

The flash memory on this device is a nonvolatile, electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The flash operates with a system clock frequency of up to 24 MHz. When in pipeline mode, the flash operates with a system clock frequency of up to 60 MHz. For more detailed information on the F05 devices flash, see the *F05 flash* section of this data sheet.

(1) Throughout the remainder of this document, TMS470R1B768 shall be referred to as either the full device name or B768.



The B768 device has ten communication interfaces: five SPIs, two SCIs, and three HECCs. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard non-return-to-zero (NRZ) format. The HECC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The HECC is ideal for applications operating in noisy and harsh environments (e.g., industrial fields) that require reliable serial communication or multiplexed wiring. For more detailed functional information on the SPI, SCI, and HECC, see the specific reference guides for these modules (literature numbers SPNU195, SPNU196, and SPNU197, respectively).

The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

The B768 HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high-resolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

The B768 device has a 10-bit-resolution, 16-channel sample-and-hold MibADC. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which are triggerable by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1–8). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other B768 device modules. For more detailed functional information on the ZPLL, see the *TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide* (literature number SPNU212).

#### NOTE:

ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.

The B768 device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the TMS470R1x External Clock Prescaler (ECP) Reference Guide (literature number SPNU202).



## **Device Characteristics**

Table 1 identifies all the characteristics of the TMS470R1B768 device except the SYSTEM and CPU, which are generic.


**Table 1. Device Characteristics** 

CHARACTERISTICS	DEVICE DESCRIPTION TMS470R1B768	COMMENTS For B768
	ME	MORY
For the number of memory selects	s on this device, see Table 3, Mem	nory Selection Assignment.
INTERNAL MEMORY	Pipeline/non-pipeline	Flash is pipeline-capable.
	768K-byte flash 48K-byte SRAM	The B768 RAM is implemented in one 48K array selected by two memory-select signals (see Table 3, Memory Selection Assignment).
	PERIF	PHERALS
For the device-specific interrupt pranges and their peripheral selects	riority configurations, see Table 7, s, see Table 5, <i>B768 Peripherals</i> ,	Interrupt Priority (IEM and CIM). And for the 1K peripheral address System Module, and Flash Base Addresses.
CLOCK	ZPLL	Zero-pin PLL has no external loop filter pins.
GENERAL-PURPOSE I/Os	15 I/O 1 input only	Port A has eight (8) external pins, port B has one (1), port C has three (3), and port D has four (4).
ECP	YES	
SCI	2 (3 pin)	SCI1 and SCI2
CAN (HECC and/or SCC)	3 HECCs	Three HECCs (HECC1, HECC2, and HECC3)
SPI (5-pin, 4-pin or 3-pin)	5 (5 pin)	SPI1, SPI2, SPI3, SPI4, and SPI5
		The B768 device has both the logic and registers for a full 32-I/O HET implemented and all 32 pins are available externally.
HET with XOR Share	32 I/O	The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and shared, then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the <i>TMS470R1x High-End Timer (HET) Reference Guide</i> (literature number SPNU199).
HET RAM	128-instruction capacity	
MibADC	10-bit, 16-channel, 256-word FIFO	The B768 device has both the logic and registers for a full 16-channel MibADC implemented and all 16 pins are available externally.
CORE VOLTAGE	1.81V to 2.05 V	
I/O VOLTAGE	3.0 V to 3.6 V	
PINS	144	
PACKAGE	PGE	

Copyright © 2005–2008, Texas Instruments Incorporated



#### **Functional Block Diagram**



A. GIOA[0]/INT[0] is an input-only GIO pin.



#### **Table 2. Terminal Functions**

TEDMIN	TERMINAL INTERNAL				
		TYPE <sup>(1)(2)</sup>	INTERNAL PULLUP/	DESCRIPTION	
NAME	NO.		PULLDOWN <sup>(3)</sup>		
			HIC	GH-END TIMER (HET)	
HET[0]	129				
HET[1]	130				
HET[2]	137				
HET[3]	138				
HET[4]	139				
HET[5]	140				
HET[6]	141				
HET[7]	142				
HET[8]	79				
HET[9]	80				
HET[10]	29				
HET[11]	28			The B768 device has both the logic and registers for a full 32-I/O HET	
HET[12]	27			implemented and all 32 pins are available externally.	
HET[13]	26			Timer input capture or output compare. The HET[31:0] applicable pins can be	
HET[14]	25			programmed as general-purpose input/output (GIO) pins. HET[23:0] are high-resolution pins and HET[31:24] are standard-resolution pins.	
HET[15]	24	3.3-V I/O	IPD (20 μA)	The high-resolution (HR) SHARE feature allows even HR pins to share the	
HET[16]	23	3.3-1/1/0	IFD (20 μA)	next higher odd-numbered HR pin structures. This HR sharing is independent	
HET[17]	22		externally and shared, then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the	of whether or not the odd pin is available externally. If an odd pin is available	
HET[18]	71			general-purpose I/O. For more information on HR SHARE, see the	
HET[19]	70			TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199).	
HET[20]	69			3FN0 199).	
HET[21]	68				
HET[22]	67				
HET[23]	123				
HET[24]	51				
HET[25]	124				
HET[26]	125				
HET[27]	126				
HET[28]	47				
HET[29]	48				
HET[30]	49				
HET[31]	50				
			HIGH-END C	CAN CONTROLLER 1 (HECC1)	
CAN1HTX	88	3.3-V I/O	IPU (20 μA)	HECC1 transmit pin or GIO pin	
CAN1HRX	87	3.3-V I/O		HECC1 receive pin or GIO pin	
			HIGH-END C	CAN CONTROLLER 2 (HECC2)	
CAN2HTX	56	3.3-V I/O	IPU (20 μA)	HECC2 transmit pin or GIO pin	
CAN2HRX	57	3.3-V I/O		HECC2 receive pin or GIO pin	
	HIGH-END CAN CONTROLLER 3 (HECC3)				
CAN3HTX	78	3.3 V I/O	IPU (20 μA)	HECC3 transmit pin or GIO pin	
CAN3HRX	77	3.3 V I/O		HECC3 receive pin or GIO pin	

I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect
All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)



TERMINA	<b>AL</b>	(4) (9)	INTERNAL	
NAME	NO.	TYPE <sup>(1)(2)</sup>	PULLUP/ PULLDOWN <sup>(3)</sup>	DESCRIPTION
			GENEI	RAL-PURPOSE I/O (GIO)
GIOA[0]/INT0	39	3.3-V I		
GIOA[1]/INT1 /ECLK	40			
GIOA[2]/INT2	41			
GIOA[3]/INT3	42			
GIOA[4]/INT4	36			
GIOA[5]/INT5	35			Consent annual control that the standard and a
GIOA[6]/INT6	34			General-purpose input/output pins.  GIOA[0]/INT0 is an input-only pin. GIOA[7:0]/INT[7:0] are interrupt-capable
GIOA[7]/INT7	33		IPD (20 μA)	pins.
GIOB[7]	84	3.3-V I/O	. , ,	The GIOA[1]/INT1/ECLK pin is multiplexed with the external clock-out function
GIOC[0]	122			of the external clock prescale (ECP) module.
GIOC[1]	143			
GIOC[2]	144			
GIOD[0]	21			
GIOD[1]	20			
GIOD[2]	19			
GIOD[3]	18			
		MULTI	BUFFERED ANA	LOG-TO-DIGITAL CONVERTER (MibADC)
ADEVT	99	3.3-V I/O	IPD (20 μA)	MibADC event input. ADEVT can be programmed as a GIO pin.
ADIN[0]	108			
ADIN[1]	107			
ADIN[2]	106			
ADIN[3]	105			
ADIN[4]	104			
ADIN[5]	102	3.3-V I		MibADC analog input pins
ADIN[6]	101			
ADIN[7]	100			
ADIN[8]	115			
ADIN[9]	113			
ADIN[10]	111			



TERMIN	AL		INTERNAL	
NAME	NO.	TYPE <sup>(1)(2)</sup>	PULLUP/ PULLDOWN <sup>(3)</sup>	DESCRIPTION
	ľ	MULTI-BUFFE	RED ANALOG-TO	D-DIGITAL CONVERTER (MibADC) (CONTINUED)
ADIN[11]	109			
ADIN[12]	114			
ADIN[13]	112	3.3-V I		MibADC analog input pins
ADIN[14]	110			
ADIN[15]	103			
AD <sub>REFHI</sub>	116	3.3-V REF I		MibADC module high-voltage reference input
AD <sub>REFLO</sub>	117	GND REF I		MibADC module low-voltage reference input
V <sub>CCAD</sub>	118	3.3-V PWR		MibADC analog supply voltage
$V_{SSAD}$	119	GND		MibADC analog ground reference
			SERIAL PER	IPHERAL INTERFACE 1 (SPI1)
SPI1CLK	5			SPI1 clock. SPI1CLK can be programmed as a GIO pin.
SPI1ENA	1			SPI1 chip enable. SPI1ENA can be programmed as a GIO pin.
SPI1SCS	2	3.3-V I/O	IPD (20 μA)	SPI1 slave chip select. SPI1SCS can be programmed as a GIO pin.
SPI1SIMO	3			SPI1 data stream. Slave in/master out. Can be programmed as a GIO pin.
SPI1SOMI	4			SPI1 data stream. Slave out/master in. Can be programmed as a GIO pin.
			SERIAL PER	IPHERAL INTERFACE 2 (SPI2)
SPI2CLK	62			SPI2 clock. SPI2CLK can be programmed as a GIO pin.
SPI2ENA	65			SPI2 chip enable. SPI2ENA can be programmed as a GIO pin.
SPI2SCS	66	3.3-V I/O	IPD (20 μA)	SPI2 slave chip select. SPI2SCS can be programmed as a GIO pin.
SPI2SIMO	63			SPI2 data stream. Slave in/master out. Can be programmed as a GIO pin.
SPI2SOMI	64			SPI2 data stream. Slave out/master in. Can be programmed as a GIO pin.
			SERIAL PER	IPHERAL INTERFACE 3 (SPI3)
SPI3CLK	94			SPI3 clock. SPI3CLK can be programmed as a GIO pin.
SPI3ENA	98			SPI3 chip enable. SPI3ENA can be programmed as a GIO pin.
SPI3SCS	97	3.3-V I/O	IPD (20 μA)	SPI3 slave chip select. SPI3SCS can be programmed as a GIO pin.
SPI3SIMO	96			SPI3 data stream. Slave in/master out. Can be programmed as a GIO pin.
SPI3SOMI	95			SP3 data stream. Slave out/master in. Can be programmed as a GIO pin.
			SERIAL PER	IPHERAL INTERFACE 4 (SPI4)
SPI4CLK	10			SPI4 clock. SPI4CLK can be programmed as a GIO pin.
SPI4ENA	6			SPI4 chip enable. SPI4ENA can be programmed as a GIO pin.
SPI4SCS	7	3.3-V I/O	IPD (20 μA)	SPI4 slave chip select. SPI4SCS can be programmed as a GIO pin.
SPI4SIMO	8			SPI4 data stream. Slave in/master out. Can be programmed as a GIO pin.
SPI4SOMI	9			SPI4 data stream. Slave out/master in. Can be programmed as a GIO pin.



TERMIN	AL	(4) (6)	INTERNAL		
NAME	NO.	TYPE <sup>(1)(2)</sup>	PULLUP/ PULLDOWN <sup>(3)</sup>	DESCRIPTION	
			SERIAL PER	RIPHERAL INTERFACE 5 (SPI5)	
SPI5CLK	60			SPI5 clock. SPI5CLK can be programmed as a GIO pin.	
SPI5ENA	61			SPI5 chip enable. SPI5ENA can be programmed as a GIO pin.	
SPI5SCS	46	3.3-V I/O	IPD (20 μA)	SPI5 slave chip select. SPI5SCS can be programmed as a GIO pin.	
SPI5SIMO	58			SPI5 data stream. Slave in/master out. Can be programmed as a GIO pin.	
SPI5SOMI	59			SPI5 data stream. Slave out/master in. Can be programmed as a GIO pin.	
			ZERO-PIN P	PHASE-LOCKED LOOP (ZPLL)	
OSCIN	13	1.8-V I		Crystal connection pin or external clock input	
OSCOUT	12	1.8-V O		External crystal connection pin	
PLLDIS	73	3.3-V I	IPD (20 μA)	Enable/disable the ZPLL. The ZPLL can be bypassed and the oscillator becomes the system clock. If not in bypass mode, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.	
			SERIAL COMMU	UNICATIONS INTERFACE 1 (SCI1)	
SCI1CLK	89	3.3-V I/O	IPD (20 μA)	SCI1 clock. SCI1CLK can be programmed as a GIO pin.	
SCI1RX	91	3.3-V I/O	IPU (20 μA)	SCI1 data receive. SCI1RX can be programmed as a GIO pin.	
SCI1TX	90	3.3-V I/O	IPU (20 μA)	SCI1 data transmit. SCI1TX can be programmed as a GIO pin.	
			SERIAL COMMU	UNICATIONS INTERFACE 2 (SCI2)	
SCI2CLK	45	3.3-V I/O	IPD (20 μA)	SCI2 clock. SCI2CLK can be programmed as a GIO pin.	
SCI2RX	43	3.3-V I/O	IPU (20 μA)	SCI2 data receive. SCI2RX can be programmed as a GIO pin.	
SCI2TX	44	3.3-V I/O	IPU (20 μA)	SCI2 data transmit. SCI2TX can be programmed as a GIO pin.	
			SYS	STEM MODULE (SYS)	
CLKOUT	83	3.3-V I/O	IPD (20 μA)	Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK, ICLK, or MCLK.	
PORRST	32	3.3-V I	IPD (20 μA)	Input master chip power-up reset. External $V_{\rm CC}$ monitor circuitry must assert a power-on reset.	
				Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset.	
RST	15	3.3-V I/O	IPU (20 μA)	On this pin, the output buffer is implemented as an open drain (drives low only). To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to this pin.	
			WATCHDOG/R	REAL-TIME INTERRUPT (WD/RTI)	
AWD	72	3.3-V I/O	IPD (20 μA)	Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected. If the user is not using AWD, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.	
				For more details on the external RC network circuit, see the <i>TMS470R1x</i> System Module Reference Guide (literature number SPNU189) and the application note Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints (literature number SPNA005).	
				TEST/DEBUG (T/D)	
TCK	76	3.3-V I	IPD (20 μA)	Test clock. TCK controls the test hardware (JTAG).	
TDI	74	3.3-V I	IPU (20 μA)	Test data in. TDI inputs serial data to the test instruction register, test data register, and programmable test address (JTAG).	
TDO	75	3.3-V O	IPD (20 μA)	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).	




TERMIN	IAI		INTERNAL	liniai Functions (continueu)	
NAME	NO.	TYPE <sup>(1)(2)</sup>	PULLUP/ PULLDOWN <sup>(3)</sup>	DESCRIPTION	
	1	11	TEST/DI	EBUG (T/D) (CONTINUED)	
TEST	38	3.3-V I	IPD (20 μA)	Test enable. Reserved for internal use only. TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.	
TMS	120	3.3-V I	IPU (20 μA)	Serial input for controlling the state of the CPU test access port (TAP) controller (JTAG)	
TMS2	121	3.3-V I	IPU (20 μA)	Serial input for controlling the second TAP. TI recommends that this pin be connected to $V_{\text{CCIO}}$ or pulled up to $V_{\text{CCIO}}$ by an external resistor.	
TRST	37	3.3-V I	IPD (20 μA)	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic. TI recommends that this pin be pulled down to ground by an external resistor.	
	1	Ш	I	FLASH	
FLTP1	134	NC		Flash test pad 1. For proper operation, this pin must not be connected [no connect (NC)].	
FLTP2	133	NC		Flash test pad 2. For proper operation, this pin must not be connected [no connect (NC)].	
V <sub>CCP</sub>	135	3.3-V PWR		Flash external pump voltage (3.3 V). This pin is required for both flash read and flash program and erase operations.	
			SUPPL	Y VOLTAGE CORE (1.8 V)	
	14				
	31	1.8-V PWR			
	55				
V <sub>CC</sub>	86			Core logic supply voltage	
	93				
	128				
	132				
			SUPPLY V	OLTAGE DIGITAL I/O (3.3 V)	
	17				
V <sub>CCIO</sub>	53	3.3-V PWR		Digital I/O supply voltage	
00.0	82	1			
			SUF	PPLY GROUND CORE	
	11				
	30	1			
	54	1			
	85	_			
$V_{SS}$	92	GND		Core supply ground reference	
	127				
	131				
	136				
			SUPPL	LY GROUND DIGITAL I/O	
	16				
V <sub>SSIO</sub>	52	GND		Digital I/O supply ground reference	
3310	81			Same a series de la constante	
	٠.	1			



#### **B768 DEVICE-SPECIFIC INFORMATION**

#### Memory

Figure 1 shows the memory map of the B768 device.



- A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000\_0000 to 0xFFE0\_0000.
- B. The CPU registers are not part of the memory map.

Figure 1. TMS470R1B768 Memory Map



#### **Memory Selects**

Memory selects allow the user to address memory arrays (i.e., flash, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, block size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 3.

	· · · · · · · · · · · · · · · · · · ·						
MEMORY SELECT	MEMORY SELECTED (ALL INTERNAL)	MEMORY SIZE	MPU	MEMORY BASE ADDRESS REGISTER	STATIC MEM CTL REGISTER		
0 (fine)	FLASH	7001/	NO	MFBAHR0 and MFBALR0			
1 (fine)	FLASH	768K	NO	MFBAHR1 and MFBALR1			
2 (fine)	RAM	48K <sup>(1)</sup>	YES	MFBAHR2 and MFBALR2			
3 (fine)	RAM	48K\''	YES	MFBAHR3 and MFBALR3			
4 (fine)	HET RAM	1.5K		MFBAHR4 and MFBALR4	SMCR1		

**Table 3. Memory Selection Assignment** 

#### RAM

The B768 device contains 48K bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. This B768 RAM is implemented in one 48K-byte array selected by two memory-select signals. This B768 configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects cannot be offset from each other by the multiples of the size of the physical RAM (i.e., 48K bytes for the B768 device). The B768 RAM is addressed through memory selects 2 and 3.

The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an operating system while allowing access to the current task. For more detailed information on the MPU portion of the SYS module and memory protection, see the memory section of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

#### F05 Flash

The F05 flash memory is a nonvolatile electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The F05 flash has an external state machine for program and erase functions. See the *flash read* and *flash program and erase* sections below.

#### Flash Protection Keys

The B768 device provides flash protection keys. These four 32-bit protection keys prevent program/erase/compaction operations from occurring until after the four protection keys have been matched by the CPU loading the correct user keys into the FMPKEY control register. The protection keys on the B768 are located in the last 4 words of the first 16K sector. For more detailed information on flash program and erase operations, see the TMS470R1x F05 Flash Reference Guide (literature number SPNU213).

#### Flash Read

The B768 flash memory is configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. The flash is addressed through memory selects 0 and 1.

## NOTE:

The flash external pump voltage ( $V_{\text{CCP}}$ ) is required for all operations (program, erase, and read).

Copyright © 2005–2008, Texas Instruments Incorporated

<sup>(1)</sup> The starting addresses for both RAM memory-select signals cannot be offset from each other by a multiple of the user-defined block size in the memory-base address register.



#### Flash Pipeline Mode

When in pipeline mode, the flash operates with a system clock frequency of up to 60 MHz (versus a system clock in normal mode of up to 30 MHz). Flash in pipeline mode is capable of accessing 64-bit words and provides two 32-bit pipelined words to the CPU. Also in pipeline mode, the flash can be read with no wait states when memory addresses are contiguous (after the initial 1-or 2-wait-state reads).

#### NOTE:

After a system reset, pipeline mode is disabled (ENPIPE bit [FMREGOPT.0] is a 0). In other words, the B768 device powers up and comes out of reset in non-pipeline mode. Furthermore, setting the flash configuration mode bit (GBLCTRL.4) will override pipeline mode.

## Flash Program and Erase

The B768 device flash contains three 256K-byte memory arrays (or banks) for a total of 768K bytes of flash and consists of 18 sectors. These 18 sectors are sized as follows:

Table 4. B768 Flash Memory Banks and Sectors

SECTOR NO.	SEGMENT	LOW ADDRESS	HIGH ADDRESS	MEMORY ARRAYS (OR BANKS)
0	16K Bytes	0x0000_0000	0x0000_3FFF	
1	16K Bytes	0x0000_4000	0x0000_7FFF	
2	32K Bytes	0x0000_8000	0x0000_FFFF	
3	32K Bytes	0x0001_0000	0x0001_7FFF	
4	32K Bytes	0x0001_8000	0x0001_FFFF	BANK0
5	32K Bytes	0x0002_0000	0x0002_7FFF	(256K Bytes)
6	32K Bytes	0x0002_8000	0x0002_FFFF	
7	32K Bytes	0x0003_0000	0x0003_7FFF	
8	16K Bytes	0x0003_8000	0x0003_BFFF	
9	16K Bytes	0x0003_C000	0x0003_FFFF	
0	64K Bytes	0x0004_0000	0x0004_FFFF	
1	64K Bytes	0x0005_0000	0x0005_FFFF	BANK1
2	64K Bytes	0x0006_0000	0x0006_FFFF	(256K Bytes)
3	64K Bytes	0x0007_0000	0x0007_FFFF	
0	64K Bytes	0x0008_0000	0x0008_FFFF	
1	64K Bytes	0x0009_0000	0x0009_FFFF	BANK2
2	64K Bytes	0x000A_0000	0x000A_FFFF	(256K Bytes)
3	64K Bytes	0x000B_0000	0x000B_FFFF	

The minimum size for an erase operation is one sector. The maximum size for a program operation is one 16-bit word. For more detailed information on flash program and erase operations, see the *TMS470R1x Flash Reference Guide* (literature number SPNU194).

#### NOTE:

The flash external pump voltage ( $V_{\text{CCP}}$ ) is required for all operations (program, erase, and read).

### **HET RAM**

The B768 device contains HET RAM. The HET RAM has a 128-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. The HET RAM is addressed through memory select 4.



#### **Peripheral Selects and Base Addresses**

The B768 device uses 8 of the 16 peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals, SYS module, and flash begin at the base addresses shown in Table 5.

Table 5. B768 Peripherals, System Module, and Flash Base Addresses

OONNECTING MODULE	ADDRES	S RANGE	DEDIDUEDAL CELECTO	
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	PERIPHERAL SELECTS	
SYSTEM	0 x FFFF_FFD0	0 x FFFF_FFFF	N/A	
RESERVED	0 x FFFF_FF60	0 x FFFF_FFCB	N/A	
PSA	0 x FFFF_FF40	0 x FFFF_FF5F	N/A	
CIM	0 x FFFF_FF20	0 x FFFF_FF3F	N/A	
RTI	0 x FFFF_FF00	0 x FFFF_FF1F	N/A	
DMA	0 x FFFF_FE80	0 x FFFF_FEFF	N/A	
DEC	0 x FFFF_FE00	0 x FFFF_FE7F	N/A	
MMC	0 x FFFF_FD00	0 x FFFF_FD7F	N/A	
IEM	0 x FFFF_FC00	0 x FFFF_FCFF	N/A	
RESERVED	0 x FFF8_0000	0 x FFFF_FBFF	N/A	
RESERVED	0 x FFF7_FD00	0 x FFF7_FFFF	20101	
HET	0 x FFF7_FC00	0 x FFF7_FCFF	PS[0]	
RESERVED	0 x FFF7_F900	0 x FFF7_FBFF		
SPI1	0 x FFF7_F800	0 x FFF7_F8FF	PS[1]	
RESERVED	0 x FFF7_F600	0 x FFF7_F7FF		
SCI2	0 x FFF7_F500	0 X FFF7_F5FF	PS[2]	
SCI1	0 x FFF7_F400	0 x FFF7_F4FF		
RESERVED	0 x FFF7_F100	0 x FFF7_F3FF		
MibADC	0 x FFF7_F000	0 x FFF7_F0FF	PS[3]	
ECP	0 x FFF7_EF00	0 x FFF7_EFFF		
RESERVED	0 x FFF7_ED00	0 x FFF7_EEFF	PS[4]	
GIO	0 x FFF7_EC00	0 x FFF7_ECFF		
HECC2	0 x FFF7_EA00	0 x FFF7_EBFF	201-1	
HECC1	0 x FFF7_E800	0 x FFF7_E9FF	PS[5]	
HECC2 RAM	0 x FFF7_E600	0 x FFF7_E7FF	201-1	
HECC1 RAM	0 x FFF7_E400	0 x FFF7_E5FF	PS[6]	
RESERVED	0 x FFF7_E000	0 x FFF7_E3FF	PS[7]	
RESERVED	0 x FFF7_DC00	0 x FFF7_DFFF	PS[8]	
RESERVED	0 x FFF7_D800	0 x FFF7_DBFF	PS[9]	
SPI5	0 x FFF7_D700	0 x FFF7_D7FF		
SPI4	0 x FFF7_D600	0 x FFF7_D6FF	DOMO	
SPI3	0 x FFF7_D500	0 x FFF7_D5FF	PS[10]	
SPI2	0 x FFF7_D400	0 x FFF7_D4FF		
HECC3 RAM	0 x FFF7_D200	0 x FFF7_D3FF	D01441	
HECC3	0 x FFF7_D000	0 x FFF7_D1FF	PS[11]	
RESERVED	0 x FFF7_C000	0 x FFF7_CFFF	PS[12]-PS[15]	
RESERVED	0 x FFF7_0000	0 x FFF7_BFFF	N/A	
FLASH CONTROL REGISTERS	0 x FFE8_8000	0 x FFE8_BFFF	N/A	
MPU CONTROL REGISTERS	0 x FFE8_4000	0 x FFE8_4023	N/A	



### **Direct-Memory Access (DMA)**

The direct-memory access (DMA) controller transfers data to and from any specified location in the B768 memory map (except for restricted memory locations like the system control registers area). The DMA manages up to 16 channels, and supports data transfer for both on-chip and off-chip memories and peripherals. The DMA controller is connected to both the CPU and Peripheral busses, enabling these data transfers to occur in parallel with CPU activity and thus maximizing overall system performance.

Although the DMA controller has two possible configurations, for the B768 device, the DMA controller configuration is 32 control packets and 16 channels.

For the B768 DMA request hardwired configuration, see Table 6.

**Table 6. DMA Request Lines Connections** 

MODULES	DMA REQUEST II	NTERRUPT SOURCES	DMA CHANNEL
RESERVED			DMAREQ[0]
SPI1	SPI1 end-receive	SPI1DMA0	DMAREQ[1]
SPI1	SPI1 end-transmit	SPI1DMA1	DMAREQ[2]
MibADC <sup>(1)</sup>	MibADC event	MibADCDMA0	DMAREQ[3]
MibADC <sup>(1)</sup> /SCI1	MibADC G1/SCI1 end-receive	MibADCDMA1/SCI1DMA0	DMAREQ[4]
MibADC <sup>(1)</sup> /SCI1	MibADC G2/SCI1 end-transmit	MibADCDMA2/SCI1DMA1	DMAREQ[5]
SPI4	SPI4 end-receive	SPI4DMA0	DMAREQ[6]
SPI2	SPI2 end-receive	SPI2DMA0	DMAREQ[7]
SPI2	SPI2 end-transmit	SPI2DMA1	DMAREQ[8]
RESERVED			DMAREQ[9]
RESERVED			DMAREQ[10]
SPI4	SPI4 end-transmit	SPI4DMA1	DMAREQ[11]
SPI5	SPI5 end-receive	SPI5DMA0	DMAREQ[12]
SPI5	SPI5 end-transmit	SPI5DMA1	DMAREQ[13]
SCI2/SPI3	SCI2 end-receive/SPI3 end-receive	SCI2DMA0/SPI3DMA0	DMAREQ[14]
SCI2/SPI3	SCI2 end-transmit/SPI3 end-transmit	SCI2DMA1/SPI3DMA1	DMAREQ[15]

<sup>(1)</sup> The MibADC can be serviced by the DMA when the device is in buffered mode. For more information on buffered mode, see the *MibADC* section of this data sheet and the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

Each channel has two control packets attached to it, allowing the DMA to continuously load RAM and generate periodic interrupts so that the data can be read by the CPU. The control packets allow for the interrupt enable, and the channels determine the priority level of the interrupt.

DMA transfers occur in one of two modes:

- Non-request mode (used when transferring from memory to memory)
- Request mode (used when transferring from memory to peripheral)

For more detailed functional information on the DMA controller, see the *TMS470R1x Direct Memory Access* (DMA) Controller Reference Guide (literature number SPNU210).



#### **Interrupt Priority (IEM to CIM)**

Interrupt requests originating from the B768 peripheral modules (i.e., SPI1, SPI2, or SPI3; SCI1 or SCI2; HECC1 or HECC2; RTI; etc.) are assigned to channels within the 48-channel interrupt expansion module (IEM) where, via programmable register mapping, these channels are then mapped to the 32-channel central interrupt manager (CIM) portion of the SYS module.

Programming multiple interrupt sources in the IEM to the same CIM channel effectively shares the CIM channel between sources.

The CIM request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The CIM prioritizes interrupts. The precedence of request channels decrease with ascending channel order in the CIM (0 [highest] and 31 [lowest] priority). For IEM-to-CIM default mapping, channel priorities, and their associated modules, see Table 7.

Table 7. Interrupt Priority (IEM and CIM)

MODULES	INTERRUPT SOURCES	DEFAULT CIM INTERRUPT LEVEL/CHANNEL	IEM CHANNEL
SPI1	SPI1 end-transfer/overrun	0	0
RTI	COMP2 interrupt	1	1
RTI	COMP1 interrupt	2	2
RTI	TAP interrupt	3	3
SPI2	SPI2 end-transfer/overrun	4	4
GIO	GIO interrupt A	5	5
RESERVED		6	6
HET	HET interrupt 1	7	7
SPI4	SPI4 end-transfer/overrun	8	8
SCI1/SCI2	SCI1 or SCI2 error interrupt	9	9
SCI1	SCI1 receive interrupt	10	10
RESERVED		11	11
SPI5	SPI5 end-transfer/overrun	12	12
HECC1	HECC1 interrupt A	13	13
RESERVED		14	14
SPI3	SPI3 end-transfer/overrun	15	15
MibADC	MibADC end event conversion	16	16
SCI2	SCI2 receive interrupt	17	17
DMA	DMA interrupt 0	18	18
HECC3	HECC3 interrupt A	19	19
SCI1	SCI1 transmit interrupt	20	20
System	SW interrupt (SSI)	21	21
RESERVED		22	22
HET	HET interrupt 2	23	23
HECC1	HECC1 interrupt B	24	24
RESERVED		25	25
SCI2	SCI2 transmit interrupt	26	26
MibADC	MibADC end Group 1 conversion	27	27
DMA	DMA interrupt 1	28	28
GIO	GIO interrupt B	29	29
MibADC	MibADC end Group 2 conversion	30	30
HECC3	HECC3 interrupt B	31	31

Copyright © 2005–2008, Texas Instruments Incorporated



## Table 7. Interrupt Priority (IEM and CIM) (continued)

MODULES	INTERRUPT SOURCES	DEFAULT CIM INTERRUPT LEVEL/CHANNEL	IEM CHANNEL
RESERVED		31	32
RESERVED		31	33
RESERVED		31	34
RESERVED		31	35
RESERVED		31	36
RESERVED		31	37
HECC2	HECC2 interrupt A	31	38
HECC2	HECC2 interrupt B	31	39
RESERVED		31	40
RESERVED		31	41
RESERVED		31	42
RESERVED		31	43
RESERVED		31	44
RESERVED		31	45
RESERVED		31	46
RESERVED		31	47

For more detailed functional information on the IEM, see the *TMS470R1x Interrupt Expansion Module (IEM)* Reference Guide (literature number SPNU211). For more detailed functional information on the CIM, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

www.ti.com

#### **MibADC**

The multi-buffered analog-to-digital converter (MibADC) accepts an analog signal and converts the signal to a 10-bit digital value.

The B768 MibADC module can function in two modes: compatibility mode, where its programmer's model is compatible with the TMS470R1x ADC module and its digital results are stored in digital result registers; or in buffered mode, where the digital result registers are replaced with three FIFO buffers, one for each conversion group [event, group1 (G1), and group2 (G2)]. In buffered mode, the MibADC buffers can be serviced by interrupts or by the DMA.

#### MibADC Event Trigger Enhancements

The MibADC includes two major enhancements over the event-triggering capability of the TMS470R1x ADC.

- Both group1 and the event group can be configured for event-triggered operation, providing up to two event-triggered groups.
- The trigger source and polarity can be selected individually for both group 1 and the event group from the three options identified in Table 8.

	-	•
EVENT #	SOURCE SELECT BITS FOR G1 OR EVENT(G1SRC[1:0])	SIGNAL PIN NAME
EVENT1	00	ADEVT
EVENT2	01	HET18
EVENT3	10	HET19
EVENT4	11	N/C

**Table 8. MibADC Event Hookup Configuration** 

For group 1, these event-triggered selections are configured via the group 1 source select bits (G1SRC[1:0]) in the AD event source register (ADEVTSRC[5:4]). For the event group, these event-triggered selections are configured via the event group source select bits (EVSRC[1:0]) in the AD event source register (ADEVTSRC[1:0]).

For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

Copyright © 2005–2008, Texas Instruments Incorporated



#### **Documentation Support**

Extensive documentation supports all of the TMS470 microcontroller family generation of devices. The types of documentation available include data sheets with design specifications; complete user guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

- Bulletin
  - TMS470 Microcontroller Family Product Bulletin (literature number SPNB086)
- User's Guides
  - TMS470R1x System Module Reference Guide (literature number SPNU189)
  - TMS470R1x General Purpose Input/Output (GIO) Reference Guide (literature number SPNU192)
  - TMS470R1x Direct Memory Access (DMA) Controller Reference Guide (literature number SPNU194)
  - TMS470R1x Serial Peripheral Interface (SPI) Reference Guide (literature number SPNU195)
  - TMS470R1x Serial Communication Interface (SCI) Reference Guide (literature number SPNU196)
  - TMS470R1x Controller Area Network (CAN) Reference Guide (literature number SPNU197)
  - TMS470R1x High End Timer (HET) Reference Guide (literature number SPNU199)
  - TMS470R1x External Clock Prescale (ECP) Reference Guide (literature number SPNU202)
  - TMS470R1x MultiBuffered Analog to Digital (MibADC) Reference Guide (literature number SPNU206)
  - TMS470R1x Zero-Pin Phase Locked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212)
  - TMS470R1x F05 Flash Reference Guide (literature number SPNU213)
  - TMS470R1x Class II Serial Interface B (C2SIb) Reference Guide (literature number SPNU214)
  - TMS470R1x Class II Serial Interface A (C2SIa) Reference Guide (literature number SPNU218)
  - TMS470R1x JTAG Security Module (JSM) Reference Guide (literature number SPNU245)
  - TMS470R1x Memory Security Module (MSM) Reference Guide (literature number SPNU246)
  - TMS470 Peripherals Overview Reference Guide (literature number SPNU248)
- Errata Sheet
  - TMS470R1B768 TMS470 Microcontrollers Silicon Errata (literature number SPNZ140)

20

www.ti.com

#### **Device and Development-Support Tool Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g., **TMS**470R1B768). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical specifications

**TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.






Figure 2. TMS470R1x Family Nomenclature



#### **Device Identification Code Register**

The device identification code register identifies the silicon version, the technology family (TF), a ROM or flash device, and an assigned device-specific part number (see Figure 3). The B768 device identification code register value is 0xn87F.

Figure 3. TMS470 Device ID Bit Allocation Register [offset = 0xFFFF\_FFF0h]

31										16
	Reserved									
15		12	11	10	9		3	2	1	0
	VERSION		TF	R/F		PART NUMBER		1	1	1
	R-K		R-K	R-K		R-K		R-1	R-1	R-1

LEGEND:

For bits 3-15: R = Read only, -K = Value constant after RST

For bits 0-2: R = Read only, -1 = Value after RST

#### Table 9. TMS470 Device ID Bit Allocation Register Field Descriptions

Bit	Field	Value	Description
31–16	Reserved		Reads are undefined and writes have no effect.
15–12	VERSION		Silicon version (revision) bits. These bits identify the silicon version of the device. Initial device version numbers start at 0000. The current revision for the B768 device is 0000.
11	TF		Technology family bit. This bit distinguishes the technology family core power supply:
		0	3.3 V for F10/C10 devices
		1	1.8 V for F05/C05 devices
10	R/F		ROM/flash bit. This bit distinguishes between ROM and flash devices:
		0	Flash device
		1	ROM device
9–3	PART NUMBER		Device-specific part number bits. These bits identify the assigned device-specific part number. The assigned device-specific part number for the B768 device is 0001111.
2–0	1		Mandatory high Bits 2, 1, and 0 are tied high by default.

Copyright © 2005–2008, Texas Instruments Incorporated



#### DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS

### **Absolute Maximum Ratings**

over operating free-air temperature range, T version unless otherwise noted<sup>(1)</sup>

Supply voltage range:  $V_{CC}^{(2)}$  = -0.3 V to 2.5 V

Supply voltage range:  $V_{CCIO}$ ,  $V_{CCAD}$ ,  $V_{CCP}$  (flash pump)<sup>(2)</sup> -0.3 V to 4.1 V

Input voltage range:

All input pins

-0.3 V to 4.1 V

Input clamp current:  $I_{IK}$  ( $V_I < 0$  or  $V_I > V_{CCIO}$ )

All pins except ADIN[0:15], PORRST, TRST,

TEST, and TCK ±20 mA

 $I_{IK}$  ( $V_I < 0$  or  $V_I > V_{CCAD}$ )

ADIN[0:15] ±10 mA

Operating free-air temperature range, T<sub>A</sub>: T version –40°C to 105°C

Q version —40°C to 125°C

Operating junction temperature range, T<sub>J:</sub>
-40°C to 150°C

Storage temperature range,  $T_{\text{sta}}$ :  $-65^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ 

#### (2) All voltage values are with respect to their associated grounds.

## **Device Recommended Operating Conditions**(1)

				MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Digital logic supply voltage (core)			1.81		2.05	V
V <sub>CCIO</sub>	Digital logic supply voltage (I/O)			3	3.3	3.6	V
$V_{CCAD}$	MibADC supply voltage			3	3.3	3.6	V
V <sub>CCP</sub>	Flash pump supply voltage			3	3.3	3.6	V
V <sub>SS</sub>	Digital logic supply ground				0		V
V <sub>SSAD</sub>	MibADC supply ground			-0.1		0.1	V
$T_A$	Operating free-air temperature	T vers	ion	-40		105	°C
		Q vers	ion	-40	3.3 3.3 3.3 3.3 0	125	°C
TJ	Operating junction temperature			-40		150	°C

(1) All voltages are with respect to  $V_{SS}$ , except  $V_{CCAD}$ , which is with respect to  $V_{SSAD}$ .

Product Folder Link(s): TMS470R1B768

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range, T version (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>hys</sub>	Input hysteresis			0.15		V
V <sub>IL</sub>	Low-level input voltage	All inputs <sup>(2)</sup> except OSCIN		-0.3	0.8	V
		OSCIN only		-0.3	0.35 V <sub>CC</sub>	
V <sub>IH</sub>	High-level input voltage	All inputs except OSCIN		2	V <sub>CCIO</sub> + 0.3	V
		OSCIN only		0.65 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	
V <sub>th</sub>	Input threshold voltage	AWD only		1.35	1.8	V
RDS <sub>ON</sub>	Drain-to-source on resistance	AWD only <sup>(3)</sup>	$V_{OL} = 0.35 \text{ V at } I_{OL} = 2 \text{ mA}$		175	Ω
V	Low-level output voltage (4	1)	$I_{OL} = I_{OL} MAX$		0.2 V <sub>CCIO</sub>	V
$V_{OL}$	Low-level output voltage	,	I <sub>OL</sub> = 50 μA		0.2	V
V	High-level output voltage <sup>(4)</sup>		$I_{OH} = I_{OH} MIN$	0.8 V <sub>CCIO</sub>		V
$V_{OH}$	riigii-level output voitage	,	$I_{OH} = 50 \mu A$	V <sub>CCIO</sub> - 0.2		V
I <sub>IC</sub>	Input clamp current (I/O p	ins) <sup>(5)</sup>	$V_1 < V_{SSIO} - 0.3 \text{ or} $ $V_1 > V_{CCIO} + 0.3$	-2	2	mA
		I <sub>IL</sub> Pulldown	$V_I = V_{SS}$	-1	1	
		I <sub>IH</sub> Pulldown	V <sub>I</sub> = V <sub>CCIO</sub>	5	40	
$I_{l}$	Input current (I/O pins)	I <sub>IL</sub> Pullup	$V_I = V_{SS}$	-40	-5	μA
		I <sub>IH</sub> Pullup	V <sub>I</sub> = V <sub>CCIO</sub>	-1	1	
		All other pins	No pullup or pulldown	-1	1	
		CLKOUT, TDO			8	
I <sub>OL</sub>	Low-level output current	RST, SPInCLK, SPInSOMI, SPInSIMO <sup>(6)</sup>	V <sub>OL</sub> = V <sub>OL</sub> MAX		4	mA
		All other output pins <sup>(7)</sup>			2	-
		CLKOUT, TDO		-8		
I <sub>OH</sub>	High-level output current	RST, SPInCLK, SPInSOMI, SPInSIMO <sup>(6)</sup>	V <sub>OH</sub> = V <sub>OH</sub> MIN	-4		mA
		All other output pins except RST (7)		-2		-
	V Digital cupply oursest	(operating mode)	SYSCLK = 60 MHz, ICLK = 20 MHz, V <sub>CC</sub> = 2.05 V		135	mA
I <sub>CC</sub>	V <sub>CC</sub> Digital supply current	. (operating mode)	SYSCLK = 24 MHz, ICLK = 12 MHz, V <sub>CC</sub> = 2.05 V		105	mA
	V <sub>CC</sub> Digital supply current	(standby mode) <sup>(8)</sup>	OSCIN = 6 MHz, V <sub>CC</sub> = 2.05 V		4	mA
	V <sub>CC</sub> Digital supply current	(halt mode)(8)	All frequencies, V <sub>CC</sub> = 2.05 V		2	mA
	V <sub>CCIO</sub> Digital supply curre	nt (operating mode)	No DC load, V <sub>CCIO</sub> = 3.6 V <sup>(8)</sup>		10	mA
I <sub>CCIO</sub>	V <sub>CCIO</sub> Digital supply curre	nt (standby mode)	No DC load, $V_{CCIO} = 3.6 V^{(8)}$		300	μΑ
	V <sub>CCIO</sub> Digital supply curre	nt (halt mode)	No DC load, $V_{CCIO} = 3.6 V^{(8)}$		300	μΑ

- (1) Source currents (out of the device) are negative while sink currents (into the device) are positive.
- (2) This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section.
- (3) These values help to determine the external RC network circuit. For more details, see the TMS470R1x System Module Reference Guide (literature number SPNU189).
- (4)  $\dot{V}_{OL}$  and  $V_{OH}$  are linear with respect to the amount of load current ( $I_{OL}/I_{OH}$ ) applied.
- (5) Parameter does not apply to input-only or output-only pins.
- (6) n = 1–5.
- (7) The 2-mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value is always low.
- 8) I/O pins configured as inputs or outputs with no load. All pulldown inputs ≤ 0.2 V. All pullup inputs ≥ V<sub>CCIO</sub> 0.2 V.




## **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range, T version (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V <sub>CCAD</sub> supply current (operating mode)	All frequencies, V <sub>CCAD</sub> = 3.6 V			15	mA
$I_{CCAD}$	V <sub>CCAD</sub> supply current (standby mode)	All frequencies, V <sub>CCAD</sub> = 3.6 V			20	μA
	V <sub>CCAD</sub> supply current (halt mode)	All frequencies, $V_{CCAD} = 3.6 \text{ V}$			20	μA
	V <sub>CCP</sub> pump supply current	V <sub>CCP</sub> = 3.6 V read operation			55	mA
		V <sub>CCP</sub> = 3.6 V program and erase			70	mA
I <sub>CCP</sub>		V <sub>CCP</sub> = 3.6 V standby mode operation <sup>(9)</sup>			20	μА
		V <sub>CCP</sub> = 3.6 V halt mode operation <sup>(9)</sup>			20	μΑ
C <sub>I</sub>	Input capacitance			2		pF
Co	Output capacitance			3		pF

<sup>(9)</sup> For flash banks/pumps in sleep mode.

## **Parameter Measurement Information**



 $\begin{array}{lll} \mbox{Where:} & \mbox{I}_{OL} & = \mbox{I}_{OL} \mbox{ MAX for the respective pin} \, ^{(A)} \\ & \mbox{I}_{OH} & = \mbox{I}_{OH} \mbox{MIN for the respective pin} ^{(A)} \end{array}$ 

 $V_{LOAD} = 1.5 V$ 

 $C_L$  = 150-pF typical load-circuit capacitance<sup>(B)</sup>

- A. For these values, see the "Electrical Characteristics over Recommended Operating Free-Air Temperature Range" table
- B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 4. Test Load Circuit



# **Timing Parameter Symbology**

Timing parameter symbols have been created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CM	Compaction, CMPCT	RD	Read
CO	CLKOUT	RST	Reset, RST
ER	Erase	RX	SCInRX
ICLK	Interface clock	S	Slave mode
M	Master mode	SCC	SCInCLK
OSC, OSCI	OSCIN	SIMO	SPInSIMO
OSCO	OSCOUT	SOMI	SPInSOMI
Р	Program, PROG	SPC	SPInCLK
R	Ready	SYS	System clock
R0	Read margin 0, RDMRGN0	TX	SCInTX
R1	Read margin 1, RDMRGN1		

Lowercase subscripts and their meanings are:

а	access time	r	rise time
С	cycle time (period)	su	setup time
d	delay time	t	transition time
f	fall time	V	valid time
h	hold time	W	pulse duration (width)

The following additional letters are used with these meanings:


Н	High	X	Unknown, changing, or don't care level
L	Low	Z	High impedance
V	Valid		



## **External Reference Resonator/Crystal Oscillator Clock Option**

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 5a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.8-V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in Figure 5b.



A. The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 5. Crystal/Clock Connection



#### ZPLL AND CLOCK SPECIFICATIONS

## Timing Requirements for ZPLL Circuits Enabled or Disabled

		MIN	MAX	UNIT
f <sub>(OSC)</sub>	Input clock frequency	4	20	MHz
t <sub>c(OSC)</sub>	Cycle time, OSCIN	50		ns
t <sub>w(OSCIL)</sub>	Pulse duration, OSCIN low	15		ns
t <sub>w(OSCIH)</sub>	Pulse duration, OSCIN high	15		ns
f <sub>(OSCRST)</sub>	OSC FAIL frequency <sup>(1)</sup>		53	kHz

<sup>(1)</sup> Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL (GLBCTRL.15) and the OSC FAIL flag (GLBSTAT.1) bits equal to 1. For more detailed information on these bits and device resets, see the TMS470R1x System Module Reference Guide (literature number SPNU189).

## Switching Characteristics over Recommended Operating Conditions for Clocks (1)(2)

	PARAMETER	TEST CONDITIONS <sup>(3)</sup>	MIN	MAX	UNIT
	System clock frequency <sup>(4)</sup>	Pipeline mode enabled		60	MHz
I(SYS)	System clock frequency (*)	Pipeline mode disabled		24	MHz
f <sub>(CONFIG)</sub>	System clock frequency	Flash config mode		24	MHz
	Interface clock frequency	Pipeline mode enabled		25	MHz
f(CONFIG)  f(ICLK)  f(ECLK)  fc(SYS)	Interface clock frequency	Pipeline mode disabled		24	MHz
$f_{(ICLK)}$ $f_{(ECLK)}$ $t_{c(SYS)}$ $t_{c(CONFIG)}$	External alask autaut fraguency for ECD module	Pipeline mode enabled		25	MHz
	External clock output frequency for ECP module	Pipeline mode disabled		24	MHz
	Cools time southern alsoli	Pipeline mode enabled	16.7		ns
<sup>I</sup> c(SYS)	Cycle time, system clock	Pipeline mode disabled	41.6	60 24 24 25 24 25 24 25 24	ns
t <sub>c(CONFIG)</sub>	Cycle time, system clock	Flash config mode	41.6		ns
	Cools times interfere also	Pipeline mode enabled	40		ns
<sup>t</sup> c(ICLK)	Cycle time, interface clock	Pipeline mode disabled	41.6	60 24 24 25 24 25 24	ns
	Cools time FCD module outsmal deals outside	Pipeline mode enabled	40		ns
<sup>L</sup> c(ECLK)	Cycle time, ECP module external clock output	Pipeline mode disabled	41.6		ns

<sup>(1)</sup> When PLLDIS = 0,  $f_{(SYS)} = M$   $f_{(OSC)}/R$ , where M = {4 or 8}, R = {1,2,3,4,5,6,7,8}. R is the system-clock divider determined by the CLKDIVPRE [2:0] bits in the global control register (GLBCTRL[2:0]) and M is the PLL multiplier determined by the MULT4 bit (GLBCTRL.3).

When PLLDIS = 1,  $f_{(SYS)} = f_{(OSC)}/R$ , where R = {1,2,3,4,5,6,7,8}.  $f_{(ICLK)} = f_{(SYS)}/X$ , where X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0[4:1] bits in the SYS module.

 $f_{\text{(ECLK)}} = f_{\text{(ICLK)}}/N$ , where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL[7:0] register bits in the ECP module. Pipeline mode enabled or disabled is determined by the ENPIPE bit (FMREGOPT.0).

Flash Vread must be set to 5 V to achieve maximum system clock frequency.



# Switching Characteristics over Recommended Operating Conditions for External Clocks (1)(2)(3)

(see Figure 6 and Figure 7)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
		SYSCLK or MCLK <sup>(4)</sup>	$0.5t_{c(SYS)} - t_{f}$		
t <sub>w(COL)</sub>	Pulse duration, CLKOUT low	ICLK: X is even or 1 <sup>(5)</sup>	$0.5t_{c(ICLK)} - t_{f}$		ns
		ICLK: X is odd and not 1 (5)	$0.5t_{c(ICLK)} + 0.5t_{c(SYS)} - t_{f}$		
		SYSCLK or MCLK <sup>(4)</sup>	$0.5t_{c(SYS)} - t_r$		
t <sub>w(COH)</sub>	Pulse duration, CLKOUT high	ICLK: X is even or 1 <sup>(5)</sup>	$0.5t_{c(ICLK)} - t_{r}$		ns
		ICLK: X is odd and not 1 (5)	$0.5t_{\text{c(ICLK)}} - 0.5t_{\text{c(SYS)}} - t_{\text{r}}$		
		N is even and X is even or odd	$0.5t_{c(ECLK)} - t_{f}$		
$t_{w(EOL)}$	Pulse duration, ECLK low	N is odd and X is even	$0.5t_{c(ECLK)} - t_f$		ns
		N is odd and X is odd and not 1	$0.5t_{c(ECLK)} + 0.5t_{c(SYS)} - t_f$		
		N is even and X is even or odd	$0.5t_{\text{c(ECLK)}} - t_{\text{r}}$		
$t_{w(EOH)}$	Pulse duration, ECLK high	N is odd and X is even	$0.5t_{\text{c(ECLK)}} - t_{\text{r}}$		ns
		N is odd and X is odd and not 1	$0.5t_{\text{c(ECLK)}} - 0.5t_{\text{c(SYS)}} - t_{\text{r}}$		

- $X = \{1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16\}. \ X \ is the interface clock divider ratio determined by the PCR0[4:1] \ bits in the SYS module. \\ N = \{1 \ to \ 256\}. \ N \ is the ECP \ prescale value defined by the ECPCTRL[7:0] \ register bits in the ECP \ module.$
- CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations when PLLDIS is active.
- Clock source bits are selected as either SYSCLK (CLKCNTL[6:5] = 11 binary) or MCLK (CLKCNTL[6:5] = 10 binary). Clock source bits are selected as ICLK (CLKCNTL[6:5] = 01 binary).




Figure 6. CLKOUT Timing Diagram




Figure 7. ECLK Timing Diagram



#### **RST AND PORRST TIMINGS**

## Timing Requirements for PORRST

(see Figure 8)

		MIN	MAX	UNIT
V <sub>CCPORL</sub>	V <sub>CC</sub> low supply level when PORRST must be active during power up		0.6	V
V <sub>CCPORH</sub>	V <sub>CC</sub> high supply level when PORRST must remain active during power up and become active during power down	1.5		V
V <sub>CCIOPORL</sub>	V <sub>CCIO</sub> low supply level when PORRST must be active during power up		1.1	V
V <sub>CCIOPORH</sub>	V <sub>CCIO</sub> high supply level when PORRST must remain active during power up and become active during power down		2.75	V
V <sub>IL</sub>	Low-level input voltage after V <sub>CCIO</sub> > V <sub>CCIOPORH</sub>		0.2 V <sub>CCIO</sub>	V
V <sub>IL(PORRST)</sub>	Low-level input voltage of PORRST before V <sub>CCIO</sub> > V <sub>CCIOPORL</sub>		0.5	V
t <sub>su(PORRST)r</sub>	Setup time, PORRST active before V <sub>CCIO</sub> > V <sub>CCIOPORL</sub> during power up	0		ms
t <sub>su(VCCIO)r</sub>	Setup time, $V_{CCIO} > V_{CCIOPORL}$ before $V_{CC} > V_{CCPORL}$	0		ms
t <sub>h(PORRST)r</sub>	Hold time, $\overline{PORRST}$ active after $V_{CC} > V_{CCPORH}$	1		ms
t <sub>su(PORRST)f</sub>	Setup time, PORRST active before V <sub>CC</sub> ≤ V <sub>CCPORH</sub> during power down	8		μs
t <sub>h(PORRST)rio</sub>	Hold time, PORRST active after V <sub>CC</sub> V <sub>CCIOPORH</sub>	1		ms
t <sub>h(PORRST)d</sub>	Hold time, PORRST active after V <sub>CC</sub> < V <sub>CCPORL</sub>	0		ms
t <sub>su(PORRST)fio</sub>	Setup time, PORRST active before V <sub>CC</sub> ≤ V <sub>CCIOPORH</sub> during power down	0		ns
t <sub>su(VCCIO)f</sub>	Setup time, V <sub>CC</sub> < V <sub>CCPORL</sub> before V <sub>CCIO</sub> < V <sub>CCIOPORL</sub>	0		ns




Figure 8. PORRST Timing Diagram

# Switching Characteristics over Recommended Operating Conditions for RST<sup>(1)</sup>

	MIN MAX	UNIT	
t <sub>v(RST)</sub>	Valid time, RST active after PORRST inactive	4112t <sub>c(OSC)</sub>	20
	Valid time, RST active (all others)	8t <sub>c(SYS)</sub>	ns

(1) Specified values do NOT include rise/fall times. For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.



# JTAG Scan Interface Timing (JTAG clock specification 10-MHz and 50-pF load on TDO output)

		MIN	MAX	UNIT
t <sub>c(JTAG)</sub>	Cycle time, JTAG low and high period	50		ns
t <sub>su(TDI/TMS</sub> - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
t <sub>h(TCKr</sub> -TDI/TMS)	Hold time, TDI, TMS after TCKr	15		ns
t <sub>h(TCKf</sub> -TDO)	Hold time, TDO after TCKf	10		ns
t <sub>d(TCKf</sub> -TDO)	Delay time, TDO valid after TCK fall (TCKf)		45	ns




Figure 9. JTAG Scan Timings



## **OUTPUT TIMINGS**

# Switching Characteristics for Output Timings versus Load Capacitance L)

(see Figure 10)

	PARAMETER				UNIT
		C <sub>L</sub> = 15 pF	0.5	2.50	)
	Disa time CLICOLIT AND TOO	C <sub>L</sub> = 50 pF	1.5	5	20
t <sub>r</sub>	Rise time, CLKOUT, AWD, TDO	C <sub>L</sub> = 100 pF	3	9	ns
		C <sub>L</sub> = 150 pF	4.5	12.5	
		C <sub>L</sub> = 15 pF	0.5	2.5	
	Fall time CLKOLIT AWD TDO	C <sub>L</sub> = 50 pF	1.5	5	
t <sub>f</sub>	Fall time, CLKOUT, AWD, TDO	C <sub>L</sub> = 100 pF	3	9	ns
		C <sub>L</sub> = 150 pF	4.5	12.5	
		C <sub>L</sub> = 15 pF	2.5	8	
	Rise time, SPInCLK, SPInSOMI, SPInSIMO <sup>(1)</sup>	C <sub>L</sub> = 50 pF	5	14	ns
t <sub>r</sub>		C <sub>L</sub> = 100 pF	9	23	
		C <sub>L</sub> = 150 pF	13	32	
		C <sub>L</sub> = 15 pF	2.5	8	
	Fall time, RST, SPInCLK, SPInSOMI, SPInSIMO <sup>(1)</sup>	C <sub>L</sub> = 50 pF	5	14	ns
t <sub>f</sub>	Fall time, RS1, SPINCLK, SPINSOMI, SPINSIMO	C <sub>L</sub> = 100 pF	9	23	
		C <sub>L</sub> = 150 pF	13	32	
		C <sub>L</sub> = 15 pF	2.5	12	
	Diag time, all other output nine	C <sub>L</sub> = 50 pF	6.0	28	
t <sub>r</sub>	Rise time, all other output pins	C <sub>L</sub> = 100 pF	12	50	ns
		C <sub>L</sub> = 150 pF	18	73	
		C <sub>L</sub> = 15 pF	3	12	
	Fall time all other output pine	$C_L = 50 pF$	8.5	28	ns
t <sub>f</sub>	Fall time, all other output pins	C <sub>L</sub> = 100 pF	16	50	
		C <sub>L</sub> = 150 pF	23	73	

#### (1) Where n = 1-5.



Figure 10. CMOS-Level Outputs



#### **INPUT TIMINGS**

# Timing Requirements for Input Timings<sup>(1)</sup>

(see Figure 11)

		MIN	MAX	UNIT
t <sub>pw</sub>	Input minimum pulse width	t <sub>c(ICLK)</sub> + 10		ns

(1)  $t_{c(ICLK)}$  = interface clock cycle time = 1 /  $f_{(ICLK)}$ 




Figure 11. CMOS-Level Inputs

### **FLASH TIMINGS**

# Timing Requirements for Program Flash<sup>(1)</sup>

		MIN	TYP	MAX	UNIT
t <sub>prog(16-bit)</sub>	Half word (16-bit) programming time	4	16	200	μs
t <sub>prog(Total)</sub>	768K-byte programming time <sup>(2)</sup>		6	20	S
t <sub>erase(sector)</sub>	Sector erase time		1.7		S
t <sub>wec</sub>	Write/erase cycles at $T_A = -40^{\circ}C$ to 125°C	50000			cycles

(1) For more detailed information on the flash core sectors, see the flash program and erase section of this data sheet.

(2) The 768K-byte programming time includes overhead of state machine.



#### SPIN MASTER MODE TIMING PARAMETERS

### **SPIn Master Mode External Timing Parameters**

(CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input)(1)(2)(3) (see Figure 12)

NO.			MIN	MAX	UNIT	
1	t <sub>c(SPC)M</sub>	Cycle time, SPInCLK <sup>(4)</sup>	100	256t <sub>c(ICLK)</sub>	ns	
2(5)	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	$0.5t_{c(SPC)M} + 5$	ns	
2.,	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	115	
3 <sup>(5)</sup>	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	no	
3.7	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	$0.5t_{c(SPC)M} + 5$	ns	
4 <sup>(5)</sup>	t <sub>d(SPCH-SIMO)M</sub>	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0)		10	ns	
4 (1)	t <sub>d(SPCL-SIMO)M</sub>	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)		10		
5 <sup>(5)</sup>	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	$t_{c(SPC)M} - 5 - t_f$			
3(7)	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	$t_{c(SPC)M} - 5 - t_r$		ns	
6 <sup>(5)</sup>	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	6			
6(3)	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	6		ns	
7(5)	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)	4		no	
1(0)	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	4		ns	

- The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.
- (2)
- $t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$ For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.
- When the SPI is in master mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)M} \ge (PS + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1[12:5] register bits. For PS values of 0: t<sub>c(SPC)M</sub> = 2t<sub>c(ICLK)</sub> ≥ 100 ns.

  (5) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 0)

## **SPIn Master Mode External Timing Parameters**

(CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input)(1)(2)(3) (see Figure 13)

- The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.
- $t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$  For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.

Copyright © 2005-2008, Texas Instruments Incorporated



## **SPIn Master Mode External Timing Parameters (continued)**

(CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) (see Figure 13)

NO.			MIN	MAX	UNIT	
1	t <sub>c(SPC)M</sub>	Cycle time, SPInCLK <sup>(4)</sup>	100	256t <sub>c(ICLK)</sub>	ns	
2 <sup>(5)</sup>	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns	
2(-)	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	115	
3 <sup>(5)</sup>	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	no	
3\"	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns	
4 <sup>(5)</sup>	t <sub>v(SIMO-SPCH)M</sub>	Valid time, SPInCLK high after SPInSIMO data valid (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> -15		20	
4(*)	t <sub>v(SIMO-SPCL)M</sub>	Valid time, SPInCLK low after SPInSIMO data valid (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 15		ns	
5 <sup>(5)</sup>	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{r}}$		20	
3(-7	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{f}}$		ns	
6 <sup>(5)</sup>	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)	6		20	
6(1)	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)	6		ns	
7 <sup>(5)</sup>	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	4		200	
•	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	4		ns	

- When the SPI is in master mode, the following must be true: For PS values from 1 to 255: t<sub>c(SPC)M</sub> ≥ (PS +1)t<sub>c(ICLK)</sub> ≥ 100 ns, where PS is the prescale value set in the SPInCTL1[12:5] register bits. For PS values of 0: t<sub>c(SPC)M</sub> = 2t<sub>c(ICLK)</sub> ≥ 100 ns.

  (5) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 13. SPIn Master Mode External Timing (CLOCK PHASE = 1)



### SPIN SLAVE MODE TIMING PARAMETERS

### **SPIn Slave Mode External Timing Parameters**

(CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) (1)(2)(3)(4) (see Figure 14)

NO.			MIN	MAX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPInCLK <sup>(5)</sup>	100	256t <sub>c(ICLK)</sub>	ns
2(6)	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
2.,	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113
3 <sup>(6)</sup>	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3.7	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
4 <sup>(6)</sup>	t <sub>d(SPCH-SOMI)S</sub>	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		6 + t <sub>r</sub>	20
4\	t <sub>d(SPCL-SOMI)S</sub>	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		6 + t <sub>f</sub>	ns
5(6)	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	$t_{c(SPC)S} - 6 - t_r$		ns
3.7	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	$t_{c(SPC)S} - 6 - t_f$		115
6 <sup>(6)</sup>	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	6		20
0.7	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	6		ns
7(6)	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	6		ne
1 (-)	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	6		ns

- (1) The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.
- If the SPI is in slave mode, the following must be true:  $t_{C(SPC)S} \ge (PS + 1) t_{C(ICLK)}$ , where PS = prescale value set in SPInCTL1[12:5].
- (3)For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.
- (4)  $t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$
- When the SPIn is in slave mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)S} \ge (PS + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1[12:5] register bits. For PS values of 0: t<sub>c(SPC)S</sub> = 2t<sub>c(ICLK)</sub> ≥ 100 ns.

  (6) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 0)



# **SPIn Slave Mode External Timing Parameters**

(CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) (1)(2)(3)(4) (see Figure 15)

NO.			MIN	MAX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPInCLK <sup>(5)</sup>	100	256t <sub>c(ICLK)</sub>	ns
2(6)	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
2``	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
3(6)	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3.7	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
4 <sup>(6)</sup>	t <sub>v(SOMI-SPCH)S</sub>	Valid time, SPInCLK high after SPInSOMI data valid (clock polarity = 0)	$0.5t_{c(SPC)S}-6-t_{r}$		
4 (1)	t <sub>v(SOMI-SPCL)S</sub>	Valid time, SPInCLK low after SPInSOMI data valid (clock polarity = 1)	$0.5t_{c(SPC)S}-6-t_{f}$		ns
5(6)	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 6 - t_r$		
3(4)	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)S}}-6-t_{\text{f}}$		ns
6 <sup>(6)</sup>	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	6		
0(-)	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	6		ns
7 <sup>(6)</sup>	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	6		20
<i>(*)</i>	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	6		ns

- The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.
- If the SPI is in slave mode, the following must be true:  $t_{C(SPC)S} \ge (PS + 1) t_{C(ICLK)}$ , where PS = prescale value set in SPInCTL1[12:5].
- For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table. (3)
- $t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$  When the SPIn is in slave mode, the following must be true:

For PS values from 1 to 255:  $t_{c(SPC)S} \ge (PS + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1[12:5] register bits. For PS values of 0:  $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100$  ns.

(6) The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).




Figure 15. SPIn Slave Mode External Timing (CLOCK PHASE = 1)




# SCIN ISOSYNCHRONOUS MODE TIMINGS INTERNAL CLOCK

# Timing Requirements for Internal Clock SCIn Isosynchronous Mode (1)(2)(3)

(see Figure 16)

		(BAUI IS EVEN OF		(BAUI IS ODD ANI		UNIT
		MIN	MAX	MIN	MAX	
t <sub>c(SCC)</sub>	Cycle time, SCInCLK	2t <sub>c(ICLK)</sub>	$2^{24}t_{c(ICLK)}$	3t <sub>c(ICLK)</sub>	(2 <sup>24</sup> -1) t <sub>c(ICLK)</sub>	ns
t <sub>w(SCCL)</sub>	Pulse duration, SCInCLK low	$0.5t_{\text{c(SCC)}} - t_{\text{f}}$	$0.5t_{c(SCC)} + 5$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)} - t_f$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)}$	ns
t <sub>w(SCCH)</sub>	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - t_r$	$0.5t_{c(SCC)} + 5$	$0.5t_{\text{c(SCC)}} - 0.5t_{\text{c(ICLK)}} - t_{\text{r}}$	$0.5t_{\text{c(SCC)}} - 0.5t_{\text{c(ICLK)}}$	ns
t <sub>d(SCCH-TXV)</sub>	Delay time, SCInCLK high to SCInTX valid		10		10	ns
t <sub>v(TX)</sub>	Valid time, SCInTX data after SCInCLK low	t <sub>c(SCC)</sub> – 10		t <sub>c(SCC)</sub> – 10		ns
t <sub>su(RX-SCCL)</sub>	Setup time, SCInRX before SCInCLK low	$t_{c(ICLK)} + t_f + 20$		$t_{C(ICLK)} + t_f + 20$		ns
t <sub>v</sub> (SCCL-RX)	Valid time, SCInRX data after SCInCLK low	$-t_{c(ICLK)} + t_f + 20$		-t <sub>c(ICLK)</sub> + t <sub>f</sub> + 20		ns

- BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.
- $t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$ For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.



Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception occurs on the SCICLK falling edge.

Figure 16. SCIn Isosynchronous Mode Timing Diagram for Internal Clock




### SCIN ISOSYNCHRONOUS MODE TIMINGS EXTERNAL CLOCK

# Timing Requirements for External Clock SCIn Isosynchronous Mode<sup>(1)(2)</sup>

(see Figure 17)

		MIN	MAX	UNIT
t <sub>c(SCC)</sub>	Cycle time, SCInCLK <sup>(3)</sup>	8t <sub>c(ICLK)</sub>		ns
t <sub>w(SCCH)</sub>	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
t <sub>w(SCCL)</sub>	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
t <sub>d(SCCH-TXV)</sub>	Delay time, SCInCLK high to SCInTX valid		$2t_{c(ICLK)} + 12 + t_r$	ns
t <sub>v(TX)</sub>	Valid time, SCInTX data after SCInCLK low	2t <sub>c(SCC)</sub> - 10		ns
t <sub>su(RX-SCCL)</sub>	Setup time, SCInRX before SCInCLK low	0		ns
t <sub>v(SCCL-RX)</sub>	Valid time, SCInRX data after SCInCLK low	2t <sub>c(ICLK)</sub> + 10		ns

- $t_{\text{C(ICLK)}} = \text{interface clock cycle time} = 1/f_{\text{(ICLK)}} \\ \text{For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.} \\ \text{When driving an external SCInCLK, the following must be true: } t_{\text{c(SCC)}} \geq 8t_{\text{c(ICLK)}}. \\$



Data transmission / reception characteristics for isosynchronous mode with external clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception occurs on the SCICLK falling edge.

Figure 17. SCIn Isosynchronous Mode Timing Diagram for External Clock

Submit Documentation Feedback



# **HIGH-END TIMER (HET) TIMINGS**

# **Minimum PWM Output Pulse Width:**

This is equal to one high resolution clock period (HRP). The HRP is defined by the 6-bit high resolution prescale factor (hr), which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.

Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK

For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns

### Minimum Input Pulses that Can Be Captured:

The input pulse width must be greater or equal to the low resolution clock period (LRP), i.e., the HET loop (the HET program must fit within the LRP). The LRP is defined by the 3-bit loop-resolution prescale factor (lr), which is user defined, with a power of 2 increment of codes. That is, the value of lr can be 1, 2, 4, 8, 16, or 32.

Therefore, the minimum input pulse width = LRP(min) = hr(min) \* Ir(min)/SYSCLK = 1 \* 1/SYSCLK

For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 \* 1/30 = 33.33 ns

#### NOTE:

Once the input pulse width is greater than LRP, the resolution of the measurement is still HRP. (That is, the captured value gives the number of HRP clocks inside the pulse.)

#### Abbreviations:

hr = HET high resolution divide rate = 1, 2, 3,...63, 64

Ir = HET low resolution divide rate = 1, 2, 4, 8, 16, 32

High resolution clock period = HRP = hr/SYSCLK

Loop resolution clock period = LRP = hr\*lr/SYSCLK

#### HIGH-END CAN CONTROLLER (HECCn) MODE TIMINGS

#### Dynamic Characteristics for the CANnHTX and CANnHRX Pins

	PARAMETER	MIN	MAX	UNIT
t <sub>d(CANnHTX)</sub>		15	ns	
t <sub>d(CANnHRX)</sub>	Delay time, CANnHRX pin to receive shift register		5	ns

(1) These values do not include rise/fall times of the output buffer.



# MULTI-BUFFERED A-TO-D CONVERTER (MibADC)

The multi-buffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry, which could be present on V<sub>SS</sub> and V<sub>CC</sub>, from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to AD<sub>REFLO</sub> unless otherwise noted.

Resolution 10 bits (1024 values)

Monotonic Assured

Output conversion code 00h to 3FFh [00 for  $V_{AI} \le AD_{REFLO}$ ; 3FFh for  $V_{AI} \ge AD_{REFHI}$ ]

Table 10. MibADC Recommended Operating Conditions (1)

		MIN	MAX	UNIT
AD <sub>REFHI</sub>	A-to-D high-voltage reference source	V <sub>SSAD</sub>	V <sub>CCAD</sub>	V
AD <sub>REFLO</sub>	A-to-D low-voltage reference source	V <sub>SSAD</sub>	$V_{CCAD}$	V
V <sub>AI</sub>	Analog input voltage	V <sub>SSAD</sub> - 0.3	V <sub>CCAD</sub> + 0.3	V
I <sub>AIC</sub>	Analog input clamp current <sup>(2)</sup> (V <sub>AI</sub> < V <sub>SSAD</sub> - 0.3 or V <sub>AI</sub> > V <sub>CCAD</sub> + 0.3)	-2	2	mA

For V<sub>CCAD</sub> and V<sub>SSAD</sub> recommended operating conditions, see the "Device Recommended Operating Conditions" table.

Table 11. Operating Characteristics Over Full Ranges of Recommended Operating Conditions (1)(2)

	PARAMETER	DESCRIPTION/CON	DITIONS	MIN	TYP	MAX	UNIT
R <sub>I</sub>	Analog input resistance	See Figure 18.		250	500	Ω	
0	Analog input conscitones	Coo Figure 40	Conversion			10	pF
Cı	Analog input capacitance	See Figure 18.	Sampling			30	pF
I <sub>AIL</sub>	Analog input leakage current	See Figure 18.	·	-1		1	μA
I <sub>ADREFHI</sub>	AD <sub>REFHI</sub> input current	AD <sub>REFHI</sub> = 3.6 V, AD <sub>REFLO</sub>			5	mA	
CR	Conversion range over which specified accuracy is maintained	AD <sub>REFHI</sub> - AD <sub>REFLO</sub>	3		3.6	V	
E <sub>DNL</sub>	Differential nonlinearity error	Difference between the act and the ideal value. See Fi			±1.5	LSB	
E <sub>INL</sub>	Integral nonlinearity error	Maximum deviation from the best straight line through the MibADC. MibADC transfer characteristics, excluding the quantization error. See Figure 20.				±2.0	LSB
E <sub>TOT</sub>	Total error/absolute accuracy	Maximum value of the difference between an analog value and the ideal midstep value. See Figure 21.				±2	LSB

42

Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

 $V_{CCAD} = AD_{REFHI}$ 1 LSB =  $(AD_{REFHI} - AD_{REFLO})/2^{10}$  for the MibADC






Figure 18. MibADC Input Equivalent Circuit


# **Multi-Buffer ADC Timing Requirements**

		MIN	NOM	MAX	UNIT
t <sub>c(ADCLK)</sub>	Cycle time, MibADC clock	0.05			μs
t <sub>d(SH)</sub>	Delay time, sample and hold time	1			μs
t <sub>d)</sub>	Delay time, conversion time	0.55			μs
t <sub>d(SHC)</sub> <sup>(1)</sup>	Delay time, total sample/hold and conversion time	1.55			μs

(1) This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors; for more details, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).




The differential nonlinearity error shown in Figure 19 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.



A. 1 LSB =  $(AD_{REFHI} - AD_{REFLO})/2^{10}$ 

Figure 19. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in Figure 20 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.




A. 1 LSB =  $(AD_{REFHI} - AD_{REFLO})/2^{10}$ 

Figure 20. Integral Nonlinearity (INL) Error



The absolute accuracy or total error of an MibADC as shown in Figure 21 is the maximum value of the difference between an analog value and the ideal midstep value.



A. 1 LSB =  $(AD_{REFHI} - AD_{REFLO})/2^{10}$ 

Figure 21. Absolute Accuracy (Total) Error

### **Thermal Resistance Characteristics**

PARAMETER	°C/W
$R_{ heta JA}$	43
R <sub>eJC</sub>	6.5

Copyright © 2005–2008, Texas Instruments Incorporated

Submit Documentation Feedback



# **Revision History**

This revision history highlights the changes made to the device-specific data sheet SPNS108.

#### **Table 12. Revision History**

#### SPNS108A to SPNS108B

Corrected the device identification code register value from 0xn83F to 0xn87F in Device Identification Code Register.

### SPNS108 to SPNS108A

Revised the Family Nomenclature drawing to add Q version of the temperature range.

Revised "Absolute Maximum Ratings" table to add Q version of the temperature range.

Revised "Device Recommended Operating Conditions" table to add Q version of the temperature range.

Added note to PORRST Timing Diagram.

Changed  $T_A$  range to  $-40^{\circ}$ C to  $125^{\circ}$ C on  $t_{wec}$  in "Timing Requirements for Program Flash" table.

Added twee MIN value of 50000 and deleted MAX value in "Timing Requirements for Program Flash" table.

 $\hbox{Changed $t_{erase(sector)}$ TYP value to $1.7$ and removed MAX value in "Timing Requirements for Program Flash" table. }$ 

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMS470R1B768PGET	NRND	LQFP	PGE	144	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR		AB768PGET TMS470	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 5-Jan-2022

# **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TMS470R1B768PGET	PGE	LQFP	144	60	5X12	150	315	135.9	7620	25.4	17.8	17.55

# PGE (S-PQFP-G144)

# PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated