

# **IRF740**

# N - CHANNEL 400V - 0.48 $\Omega$ - 10 A - TO-220 PowerMESHTM MOSFET

TYPE	V <sub>DSS</sub>	V <sub>DSS</sub> R <sub>DS(on)</sub>	
IRF740	400 V	< 0.55 Ω	10 A


- TYPICAL  $R_{DS(on)} = 0.48 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED


#### **DESCRIPTION**

This power MOSFET is designed using the company's consolidated strip layout-based MESH OVERLAY<sup>IM</sup> process. This technology matches and improves the performances compared with standard parts from various sources.

#### **APPLICATIONS**

- HIGH CURRENT SWITCHING
- UNINTERRUPTIBLE POWER SUPPLY (UPS)
- DC/DC COVERTERS FOR TELECOM, INDUSTRIAL, AND LIGHTING EQUIPMENT.





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	400	V
V <sub>DGR</sub>	Drain- gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	400	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	10	А
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	6.3	А
I <sub>DM</sub> (•)	Drain Current (pulsed)	40	А
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	125	W
	Derating Factor	1.0	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	4.0	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

<sup>(•)</sup> Pulse width limited by safe operating area

First Digit of the Datecode Being Z or K Identifies Silicon Characterized in this Datasheet

October 1998 1/8

<sup>(1)</sup>  $I_{SD} \le 10 \text{ A}$ ,  $di/dt \le 120 \text{ A}/\mu\text{s}$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $Tj \le T_{JMAX}$ 

#### THERMAL DATA

F	thj-case	Thermal Resistance Junction-case	Max	1.0	°C/W
F	Rthj-amb	Thermal Resistance Junction-ambient	Max	62.5	oC/W
F	thc-sink	Thermal Resistance Case-sink	Тур	0.5	°C/W
	$T_I$	Maximum Lead Temperature For Solderin	g Purpose	300	°C

# AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	10	А
	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	520	mJ

# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25$ $^{o}C$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	400			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125  ^{\circ}C$			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 100	nA

# **ON (**\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{GS} = 10V I_{D} = 5.3 A$		0.48	0.55	Ω
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	10			А

#### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 6 A$	5.8			S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V f = 1 MHz V <sub>GS</sub> = 0		1400 220 27		pF pF pF

2/8

## **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Time Rise Time	$V_{DD} = 200 \text{ V}$ $I_D = 5 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 3)		17 10		ns ns
$\begin{array}{c} Q_g \\ Q_{gs} \\ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 320 \text{ V}$ $I_{D} = 10.7 \text{ A}$ $V_{GS} = 10 \text{ V}$		35 11 12	43	nC nC nC

#### **SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r(Voff)</sub>	Off-voltage Rise Time	V <sub>DD</sub> = 320 V I <sub>D</sub> = 10 A		10		ns
t <sub>f</sub>	Fall Time	$R_G = 4.7 \Omega V_{GS} = 10 V$		10		ns
tc	Cross-over Time	(see test circuit, figure 5)		17		ns

#### **SOURCE DRAIN DIODE**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain Current Source-drain Current (pulsed)				10 40	A A
V <sub>SD</sub> (*)	Forward On Voltage	$I_{SD} = 10 \text{ A}  V_{GS} = 0$			1.6	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 10 \text{ A}$ di/dt = 100 A/ $\mu$ s $V_{DD} = 100 \text{ V}$ $T_i = 150  ^{\circ}\text{C}$		370		ns
Q <sub>rr</sub>	Reverse Recovery	(see test circuit, figure 5)		3.2		μС
I <sub>RRM</sub>	Charge Reverse Recovery Current			17		A

<sup>(\*)</sup> Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %
(•) Pulse width limited by safe operating area


#### Safe Operating Area




#### Thermal Impedance




#### **Output Characteristics**




#### Transconductance




### Gate Charge vs Gate-source Voltage




#### **Transfer Characteristics**




Static Drain-source On Resistance




#### Capacitance Variations



#### Normalized Gate Threshold Voltage vs Temperature



#### Normalized On Resistance vs Temperature



#### Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load





Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



6/8

Fig. 1: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



# **TO-220 MECHANICAL DATA**

DIM.		mm		inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А	4.40		4.60	0.173		0.181	
С	1.23		1.32	0.048		0.051	
D	2.40		2.72	0.094		0.107	
D1		1.27			0.050		
E	0.49		0.70	0.019		0.027	
F	0.61		0.88	0.024		0.034	
F1	1.14		1.70	0.044		0.067	
F2	1.14		1.70	0.044		0.067	
G	4.95		5.15	0.194		0.203	
G1	2.4		2.7	0.094		0.106	
H2	10.0		10.40	0.393		0.409	
L2		16.4			0.645		
L4	13.0		14.0	0.511		0.551	
L5	2.65		2.95	0.104		0.116	
L6	15.25		15.75	0.600		0.620	
L7	6.2		6.6	0.244		0.260	
L9	3.5		3.93	0.137		0.154	
DIA.	3.75		3.85	0.147		0.151	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

57