
Proiect

Circuite integrate digitale

-Pop Catalin-Cornel-



r	clk	Action	
0	x	Reset	
1	¥	Q ⁺ = D	
otherwise		Wait	

Implementare:


-MUX 2:1 cu Porti logice


Instructiuni implementare MUX:

-IF...ELSE

Q2	Q1	Q0	D2	D1	D0
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	X	X	X
0	1	1	0	0	0
1	0	0	X	X	X
1	0	1	0	1	1
1	1	0	0	0	1
1	1	1	X	X	X

1.Rezolvarea circuitului pe foaie






2.Implementarea sursei de design a Bistabilului D

```
Project Summary × dff.vhd ×
                                                                                                   ? 🗆 🖰
C:/Users/XMarius/Desktop/facultate/AN 2 SEM 1/CID/lab/Proiect CID/project_1/project_1.srcs/sources_1/new/dff.vhd
31 -- library UNISIM;
33
34 \Theta entity dff is
37 r : in STD LOGIC;
q : out STD LOGIC;
qn : out STD LOGIC);
40 🖨 end dff;
41
42 - architecture Behavioral of dff is
44 | signal qint : std logic;
45
46 begin
47 | q <= qint;
48 | qn <= not qint;
50 | begin
51 0 if r = '0' then
52 qint <= '0';
53 | elsif rising edge (clk) then
54 | qint <=d;
55 else
56 | qint <=qint;
57 合 end if;
58 end process;
60 end Behavioral;
61
```

esign Runs


3.Implementarea sursei de design MUX 2:1




4.Implementarea sursei de design a inversorului

```
Project Summary × dff.vhd × mvfmux2.vhd × mux2.vhd × inv.vhd ×
                                                                                                                    ? 🗆 🖸
C:/Users/XMarius/Desktop/facultate/AN 2 SEM 1/CID/lab/Project_1/project_1.srcs/sources_1/new/inv.vhd
Q 📓 🐟 🥕 🐰 🖺 🖍 📈 🎹 🔉
16 -- Revision 0.01 - File Created
17 ! -- Additional Comments:
20
21
22 | library IEEE;
23 | use IEEE.STD LOGIC 1164.ALL;
24
25 🖯 -- Uncomment the following library declaration if using
26 | -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC STD.ALL;
28
29 | -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 -- library UNISIM;
32 🗇 --use UNISIM.VComponents.all;
33
34 entity inv is
      Port ( x : in STD_LOGIC;
      y : out STD LOGIC);
36
37 ∩ end inv;
39 architecture Behavioral of inv is
40
41 | begin
43 | y <= not x;
44
45 end Behavioral;
```


5.Implementarea sursei de design a portii logice xor.




6.Implementarea automatului



PROJECT MANAGER - project_1 ? X



PROJECT MANAGER - project_1



Tcl Console Messages Log Reports Design Runs

7. Sursa de test

