Project 3 – Gate Level Implementation of DaVinci 1.0

Catalina Lamboglia San Jose State University catalina.lamboglia@sjsu.edu

Introduction


This report will cover the entire assembly, implementation, and testing of the DaVinci 1.0 System. This implementation will be done at the gate level.

STRUCTURE:

- 1. Assembly of ALU and Testing
- 2. Register File Assembly and Testing
- 3. Control unit design
- 4. Memory unit
- Quick discussion of entire system assembly and testing
- 6. Conclusion

I. ASSEMBLY OF ALU AND TESTING


(All subsequent images of circuits/schematics are credited to Kaushik Patra, unless otherwise stated. Format will be as follows "Kaushik Patra, Lab #, Slide #". These labs and slides can be found within the CS147 canvas course shell respective to his class and your section. Images of code and waveforms are generated by me, not all of the code is mine, some is prewritten by Kaushik Patra. Essentially, if it's an output/input declaration or comment header/module parameter listing/declaration it was written by Patra.)



(Kaushik Patra, Lab 14, Slide 3)


Above, the gate level ALU implementation is shown. The ALU requires a multiplier, shifter, adder/subtractor, 32 bit 2x1 and, or, and nor components for its operations. The primary function of the ALU is to provide the system with arithmetic and logic operations. CS147DV's first nine operations are handled by the ALU.

A. The Adder/Subtractor




(Kaushik Patra, Lab 11, Slide 2)

The half-adder's implementation was provided by the professor as well as the testing. The xor gate provides the logic for bit addition while the and provides the carried out bit.



Next is to assemble a full adder using two half-adders.



(Kaushik Patra, Lab 11, Slide 3)

The full adder allows for a complete bit addition with a carry in bit and a carry out from the completed bit addition.

```
Name: full_adder.v
Module: FULL_ADDER
            Output: S : Sum
CO : Carry Out
          //
// Input: A : Bit 1
// B : Bit 2
// CI : Carry In
          //
// Notes: 1-bit full adder implementaiton.
          // Revision History:
             1.0 Sep 10, 2014
                                              Kaushik Patra kpatra@sjsu.edu
                                                                                            Initial creation
           include "prj_definition.v"
       module FULL_ADDER(S, CO, A, B, CI);
output S, CO;
input A, B, CI;
        wire C, Y, S;
//wire CI, CO;
wire tempC, tempY;
assign S = Y;
HALF_ADDER ha_inst_1(.Y(tempY), .C(tempC), .A(A), .B(E)
HALF_ADDER ha_inst_2(.Y(Y), .C(C), .A(tempY), .B(CI));
          or instl(CO, C, tempC);
           `timescale lns/lps
       module full_adder_tb;
           reg A, B, CI;
           wire CO, S;
            // module FULL ADDER(S, CO, A, B, CI);
           FULL_ADDER fa_inst_1(.S(S), .CO(CO), .A(A), .B(B), .CI(CI));
           initial
           begin
12
13
           A=0: B=0: CI=0:
           #5 A=1; B=0; CI=0;
           #5 A=0; B=0; CI=0;
15
           #5 A=0; B=1; CI=0;
#5 A=0; B=0; CI=1;
           #5 A=1; B=1; CI=1;
18
           #5 :
           end
21
           endmodule
```

(My implementation and testing. Unless otherwise stated, the code is mine. Header comments are credited to Kaushik Patra as well as the initial set up for module names, parameters, and output/input/wires.)


To test, all you must do is drive the two addition operands and the carry in bit.

Line in waveform order (top to bottom): A, B, CI, CO, S

```
Test cases:
(A+B+CI=S+CO)
0+0+0=0+0
```



Now that you have a working full adder, you can put them in sequence to generate an adder/subtractor of any bit length. For our purposes, we are only making 32-bit length addition/subtraction operations so you will need 32 full adders in sequence as follows.



(Kaushik Patra, Lab 11, Slide 4)

You can do the intermediary process of simply making an adder (the same as above, sans the xors for every B input bit.) but for my implementation I simply made the full adder/subtractor all at once and tested it using SnA.

```
module RC_ADD_SUB_32(Y, CO, A, B, SnA);
        // output list
output [`DATA_INDEX_LIMIT:0] Y;
output CO;
302
303
304
305
        // input list
        input [`DATA_INDEX_LIMIT:0] A;
input [`DATA_INDEX_LIMIT:0] B;
306
307
308
        input SnA;
309
310
        wire [ DATA_INDEX_LIMIT:0] Y;
311
        wire CO:
312
313
314
                              wire B30:
315
        wire B0;
316
        wire Bl;
                              wire B31:
317
        wire B2;
                              wire COO;
318
        wire B3:
                              wire CO1:
319
        wire B4;
320
                              wire CO2:
        wire B5;
                              wire CO3;
321
        wire B6;
                              wire
                                    CO4:
322
        wire B7:
323
                              wire CO5:
        wire B8;
324
                              wire CO6;
        wire B9;
                              wire CO7;
325
        wire Bl0:
                                    CO8;
                              wire
326
        wire Bll:
                              wire CO9:
327
        wire B12;
328
        wire B13;
                              wire CO10;
                                    CO11:
                              wire
329
        wire B14:
                              wire
                                    CO12;
330
        wire B15:
                              wire CO13;
                              wire CO14:
                                    CO15:
                              wire
                                    CO16;
                              wire
                              wire CO17;
                              wire CO18:
                                    CO19;
                              wire
                                    CO20;
                              wire
                              wire CO21:
                              wire CO22:
                              wire CO23;
                              wire CO24;
                              wire CO25:
                              wire CO26:
                              wire CO27;
                              wire CO28;
                              wire CO29:
                              wire CO30;
                              wire CO31;
```

You can simply make these within a for-loop but my method of code output/generation was scripting with java so I have 32 of the B wires (B0....B31), this will be a pattern throughout my implementations. Essentially, if these wire segments (the implementation of the large sequences of wires) are absent then assume they are generated. I will say when I omit them and a statement such as "implement 32 wire (name)" or some such when this occurs. I will adopt a simpler method of this later by using 32 bit wires and manipulating each bit separately later.

```
xor xor0(B0, SnA, B[0]);
xor xorl(B1, SnA, B[1]);
xor xor2(B2, SnA, B[2]);
xor xor3(B3, SnA, B[3]);
xor xor4(B4, SnA, B[4]);
xor xor5(B5, SnA, B[5]);
xor xor6(B6, SnA, B[6]);
xor xor7(B7, SnA, B[7]);
xor xor8(B8, SnA, B[8]);
xor xor9(B9, SnA, B[9]);
xor xor10(B10, SnA, B[10]);
xor xorll(B11, SnA, B[11]);
xor xor12(B12, SnA, B[12]);
xor xor13(B13, SnA, B[13]);
xor xorl4(Bl4, SnA, B[14]);
xor xor15(B15, SnA, B[15]);
xor xor16(B16, SnA, B[16]);
xor xor17(B17, SnA, B[17]);
xor xor18(B18, SnA, B[18]);
xor xor19(B19, SnA, B[19]);
xor xor20 (B20, SnA, B[20]);
xor xor21(B21, SnA, B[21]);
xor xor22(B22, SnA, B[22]);
xor xor23 (B23, SnA, B[23]);
xor xor24 (B24, SnA, B[24]);
xor xor25 (B25, SnA, B[25]);
xor xor26(B26, SnA, B[26]);
xor xor27(B27, SnA, B[27]);
xor xor28 (B28, SnA, B[28]);
xor xor29(B29, SnA, B[29]);
xor xor30(B30, SnA, B[30]);
xor xor31(B31, SnA, B[31]);
```

The generation of the "negative" bits if designated by SnA.

```
FULL ADDER fa inst 0(.S(Y[0]), .CO(COO), .A(A[0]), .B(BO), .CI(SnA));
FULL ADDER fa inst 1(.S(Y[1))
FULL ADDER fa inst 2(.S(Y[2])
FULL ADDER fa inst 3(.S(Y[3])
FULL ADDER fa inst 4(.S(Y[4]))
FULL ADDER fa inst 5(.S(Y[5]))
FULL ADDER fa inst 6(.S(Y[6]))
FULL ADDER fa inst 6(.S(Y[6]))
                                                                                             .CO(CO1),
                                                                                                                                                         .B(B1).
                                                                                                                                                                            .CI(COO));
.CI(CO1));
.CI(CO2));
.CI(CO3));
.CI(CO4));
                                                                                                                                                        .B(B2)
                                                                                           .CO(CO2), .A(A[2])
.CO(CO3), .A(A[3])
.CO(CO4), .A(A[4])
.CO(CO5), .A(A[5])
.CO(CO6), .A(A[6])
                                                                 S(Y[6]),
 FULL ADDER fa inst 7
                                                                 S(Y[7]),
                                                                                             .CO(CO7), .A(A[7]
                                                                                                                                                        .B(B7),
FULL ADDER fa inst 9(...
FULL ADDER fa inst 9(...
FULL ADDER fa inst 10(
FULL ADDER fa inst 11(
FULL ADDER fa inst 112(
FULL ADDER fa inst 12(
FULL ADDER fa inst 13(
FULL ADDER fa inst 13(
FULL ADDER fa inst 14(
                                                                                                                                                       .B(B8), .CI(COO1);

.B(B8), .CI(CO7));

.B(B9), .CI(CO8));

]), .B(B10), .CI(CO10));

]), .B(B11), .CI(CO11));

]), .B(B13), .CI(CO11));

]), .B(B13), .CI(CO11));
                                                                                             .CO(CO8), .A(A[8])
                                                                                           ), .CO(CO10), .A(A|
)), .CO(CO11), .A(A|
)), .CO(CO11), .A(A|
)), .CO(CO12), .A(A|
                                                                                                 .CO(CO14),
.CO(CO15),
.CO(CO16),
.CO(CO17),
                                                                                                                                                                  .B(B14), .CI(CO13));

.B(B15), .CI(CO14));


.B(B16), .CI(CO15));


.B(B17), .CI(CO16));
 FULL ADDER fa inst 14
 FULL ADDER fa inst 15
                                                                                                                                  .A(A
FULL ADDER fa inst 16(
FULL ADDER fa inst 16(
FULL ADDER fa inst 17(
FULL ADDER fa inst 18(
FULL ADDER fa inst 20(
FULL ADDER fa inst 20(
FULL ADDER fa inst 21(
                                                                                                 .CO(CO17),
.CO(CO18),
.CO(CO19),
.CO(CO20),
.CO(CO21),
.CO(CO22),
                                                                                                                                 .A(A[18
.A(A[19
.A(A[20
.A(A[21
                                                                  .S(Y[21]),
                                                                                                                                                                    .B(B21),
 FULL ADDER fa inst 22(.S(Y[22]),
                                                                                                                                  .A(A[22
                                                                                                                                                                   .B(B22),
FULL ADDER fa inst 23(
FULL ADDER fa inst 23(
FULL ADDER fa inst 24(
FULL ADDER fa inst 25(
FULL ADDER fa inst 26(
FULL ADDER fa inst 27(
FULL ADDER fa inst 27(
FULL ADDER fa inst 28(
                                                                                                 .CO (CO22),
.CO (CO23),
.CO (CO24),
.CO (CO25),
.CO (CO26),
.CO (CO27),
.CO (CO28),
.CO (CO29),
                                                                                                                                                                  .B(B22),
.B(B23),
.B(B24),
.B(B25),
.B(B26),
.B(B27),
                                                                                                                                   .A(A[23]
                                                                                                                                .A(A[23]
.A(A[24]
.A(A[25]
.A(A[26]
.A(A[27]
.A(A[28]
                                                                                                                                                                   .B(B28),
 FULL ADDER fa inst 29
                                                                  .S(Y[29]),
                                                                                                                                  .A(A[29]
                                                                                                                                                                   .B(B29),
 FULL_ADDER fa_inst_31(.S(Y[31]), .CO(CO31), .A(A[31]), .B(B31), .CI(CO30))
assign CO = CO31;
endmodule
```

The actual addition/subtraction process. **Testing:**

```
`timescale lns/lps
`include "prj_definition.v"
      module rc_add_sub_32_tb;
         reg SnA;
         wire [31:0] Y;
         reg [31:0] A;
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
         reg [31:0] B;
         // module RC_ADD_SUB_32(Y, CO, A, B, SnA);
         RC_ADD_SUB_32 fa_inst_1(.Y(Y), .CO(CO), .A(A), .B(B), .SnA(SnA));
         initial
         A=0; B=0; SnA=0;
         #5 A=1; B=0; SnA=0;
#5 A=0; B=0; SnA=0;
         #5 A=0; B=0; SnA=0;
         #5 A=10; B=0; SnA=0;
         #5 A=0; B=10; SnA=1;
         #5 A=100; B=100; SnA=1;
#5 A=100; B=100; SnA=0;
         #5 A=32'b1: B=0: SnA=0
         #5 A=0; B=32'b1; SnA=0;
```

When SnA = 1 then subtraction occurs.





Waveform line order: SnA, CO, Y, A, B (Not showing the first cases as they don't illustrate as well.)

```
Test cases:

(A+B=Y, minus sign => SnA == 1)

0+0=0

1+0=1 (Test A)

0+0=0 (Testing if anything will carry between operations)

0+1=0 (Testing B)

0-0=0 (Checking subtraction)

0+0=0 (Checking if any carry over from subtraction)

10+0=10 (Checking more than one bit on A side)

0-10=-10 (two's complement in the result/image above)

100-100=0

100+100=200

(32 1's in binary)+0=(32 1's in binary)

0+(32 1's in binary)=(32 1's in binary)
```


B. Multiplier

The multiplier will be using multiplexers, adders, 32-bit ands, and 32-bit two's complement. As far as the labs instructed, we hadn't implemented the 32-bit and so I made my own for this multiplier, it works the same as the one instructed to make later. It is as follows:

```
module mult 32x and (R, A, B);
414
415
        // output list
416
        output [31:0] R;
417
        // input list
        input [31:0] A;
418
419
        input [31:0] B;
420
421
        //and and0(R[0], A[0], B[0]);
422
423
        and and0(R[0], A[0], B[0]);
424
        and and1(R[1], A[1], B[1]);
        and and2(R[2], A[2], B[2]);
425
        and and3(R[3], A[3], B[3]);
426
        and and4(R[4], A[4], B[4]);
427
        and and5(R[5], A[5], B[5]);
428
429
        and and6(R[6], A[6], B[6]);
        and and7(R[7], A[7], B[7]);
430
        and and8(R[8], A[8], B[8]);
431
        and and9(R[9], A[9], B[9]);
432
        and and10(R[10], A[10], B[10]);
433
        and and11(R[11], A[11], B[11]);
434
        and and12(R[12], A[12], B[12]);
435
        and and13(R[13], A[13], B[13]);
436
        and and14(R[14], A[14], B[14]);
437
        and and15(R[15], A[15], B[15]);
438
439
        and and16(R[16], A[16], B[16]);
440
        and and17(R[17], A[17], B[17]);
441
        and and18(R[18], A[18], B[18]);
442
        and and19(R[19], A[19], B[19]);
443
        and and20(R[20], A[20], B[20]);
444
        and and21(R[21], A[21], B[21]);
445
        and and22(R[22], A[22], B[22]);
446
        and and23(R[23], A[23], B[23]);
447
        and and24(R[24], A[24], B[24]);
448
        and and25(R[25], A[25], B[25]);
449
        and and26(R[26], A[26], B[26]);
449
        and and26(R[26], A[26], B[26]);
450
        and and27(R[27], A[27], B[27]);
451
        and and28(R[28], A[28], B[28]);
452
        and and29(R[29], A[29], B[29]);
453
        and and30(R[30], A[30], B[30]);
454
        and and31(R[31], A[31], B[31]);
455
456
        endmodule
```

First we must begin constructing the multiplexers.

The basic operation of a multiplexer is to allow you to select between different inputs by picking the selection bit that refers to the number of that input. (i.e. If you want input 16 set the selection value to 16 and the multiplexer will output the input from 16.)



(Kaushik Patra, Lab 12, Slide 2)

```
174
         // 1-bit mux
175
      module MUX1 2x1(Y,I0, I1, S);
         //output list
176
177
         output Y;
178
         //input list
179
         input IO, I1, S;
180
181
         wire tempIO, tempIl;
182
         wire invS;
183
184
         assign invS = ~S;
185
186
         and instl(tempI0, invS, I0);
187
         and inst2(tempI1, S, I1);
188
         or inst3(Y, tempIl, tempI0);
189
190
191
         endmodule
```

Testing:


For any of the multiplexers, you simply have to be able to select any of the inputs. For the 2x1 simply check if you can select from I0 and I1. (My mux_tb.v tests many things so I will show only what is relevant.)


```
wire Y;
wire [31:0] Y_32;
wire [31:0] Y_16x1;
reg [31:0] I0_32;
reg [31:0] I1_32;
reg S;
reg I0, I1;
```

```
MUX1_2x1 mux1(.Y(Y), .IO(IO), .I1(I1), .S(S));
```

(If any registers aren't shown/accidentally get ommited, assume they are made. Rule of thumb: if you need to input the value then make a register, if it's an output then make it a wire all of the appropriate bit length.)

Waveform:






```
#5;

IO=1; I1=0; IO_32 = 50; I1_32 = 25; S=0; S_16x1=0;

#5 IO=0; I1=1; IO_32 = 50; I1_32 = 25; S=1; S_16x1=1;
```

Test cases: I0 set to 1, I1 set to 0, S=0, Y=1 I0 set to 0, I1 set to 1, S=1, Y=1

Now we need to expand out multiplexer to 32 bits so put 32 1bit 2x1's in series:



(Kaushik Patra, Lab 12, Slide 2)

```
130
       // 32-bit mux
131

    □ module MUX32_2x1(Y, I0, I1, S);

132
        // output list
133
        output [31:0] Y;
134
        //input list
135
        input [31:0] I0;
        input [31:0] I1;
136
137
        input S;
```

```
MUX1_2x1 mux_0(.Y(Y[0]), .I0(I0[0]), .I1(I1[0]), .S(S));
          MUX1_2x1 mux_1(.Y(Y[1]), .IO(IO[1]), .II(II[1]), MUX1_2x1 mux_2(.Y(Y[2]), .IO(IO[2]), .II(II[2]),
140
          MUX1_2x1 mux_3(.Y(Y[3]),
MUX1_2x1 mux_4(.Y(Y[4]),
142
                                            .IO(IO[31).
                                                            .II(II(31).
                                                                             .S(S));
                                            .IO(IO[5]),
144
          MUX1 2x1 mux 5(.Y(Y[5]),
                                                             .I1(I1[5]),
                                                                             .S(S));
          MUX1_2x1 mux_6(.Y(Y[6]),
146
147
          MUX1_2x1 mux_7(.Y(Y[7]),
MUX1_2x1 mux_8(.Y(Y[8]),
                                            .IO(IO[7]),
                                                             .II(II[71).
148
149
150
151
          MUX1_2x1 mux_9(.Y(Y[9]),
                                            .IO(IO[91).
                                                             .I1(I1[91)
                                                                             .S(S)):
          MUX1_2x1 mux_10(.Y(Y[10]), .I0(I0[10]), .I1(I1[10]), .S(S));
          MUX1_2x1 mux_11(.Y(Y[11]),
                                               .IO(IO[11]),
                                                                .I1(I1[11]), .S(S));
          MUX1_2x1 mux_12(.Y(Y[12]),
                                                                 .I1(I1[13]),
152
153
154
155
          MUX1_2x1 mux_13(.Y(Y[13]),
MUX1_2x1 mux_14(.Y(Y[14]),
                                               .IO(IO[13]),
                                               .IO(IO[14]), .II(II[14]), .S(S));
                                                                 .I1(I1[15]),
                                               .IO(IO[15]),
          MUX1_2x1 mux_15(.Y(Y[15]),
MUX1_2x1 mux_16(.Y(Y[16]),
                                                                .Il(Il[16]), .S(S));
                                                IO(IO[16]),
156
157
158
159
                                                                 .I1(I1[17]),
          MUX1_2x1 mux_17(.Y(Y[17]),
MUX1_2x1 mux_18(.Y(Y[18]),
                                                .IO(IO[17]),
                                               .IO(IO[18]),
                                                                .I1(I1[18]), .S(S));
                                                                 .I1(I1[19]),
                                               .IO(IO[19]),
          MUX1_2x1 mux_19(.Y(Y[19]),
          MUX1_2x1 mux_20(.Y(Y[20]),
                                               .IO(IO[20]),
                                                                .I1(I1[20]),
160
161
          MUX1_2x1 mux_21(.Y(Y[21]),
MUX1_2x1 mux_22(.Y(Y[22]),
                                                                 .I1(I1[21]),
                                                .IO(IO(211),
                                               .IO(IO[22]),
                                                                 .I1(I1[23]),
162
163
          MUX1_2x1 mux_23(.Y(Y[23]),
MUX1_2x1 mux_24(.Y(Y[24]),
                                               .IO(IO[231)
                                               .IO(IO[24]),
                                                                 .I1(I1[24]),
                                                                 .I1(I1[25]),
164
165
          MUX1_2x1 mux_25(.Y(Y[25]),
MUX1_2x1 mux_26(.Y(Y[26]),
                                                .IO(IO[25]),
                                               .IO(IO[26]),
                                                                .I1(I1[26]), .S(S));
                                               .IO(IO[27]),
                                                                 .I1(I1[27]),
166
167
          MUX1_2x1 mux_27(.Y(Y[27]),
MUX1_2x1 mux_28(.Y(Y[28]),
                                               .IO(IO[28]), .II(II[28]), .S(S));
                                                                 .I1(I1[29]),
168
169
          MUX1_2x1 mux_29(.Y(Y[29]), .I0(I0[29]), .I1(I1[29]), .S(S));
MUX1_2x1 mux_30(.Y(Y[30]), .I0(I0[30]), .I1(I1[30]), .S(S));
          MUX1_2x1 mux_31(.Y(Y[31]), .IO(IO[31]), .I1(I1[31]),
```

(Side note: You've probably noticed the implementation method I've done has every single connection "manually" made. Do not do it manually. Simply make a simple script or for loop to output the code to text and copy paste. As above you can see the index of the loop is the particular bit that needs to be accessed etc. So, using above as an example, you can do "MUX1_2x1 mux_(i)(.Y(Y[(i)]), .I0(I0[(i)]), .I1(I1[(i)]), .S(S));" where "(i)" is replaced with however you set the string to be outputted as the current index.)

Testing:

```
wire Y;
wire [31:0] Y_32;
wire [31:0] Y_16x1;

reg [31:0] I0_32;
reg [31:0] I1_32;
reg S;
reg I0, I1;

MUX32_2x1 mux2(.Y(Y_32), .I0(I0_32), .I1(I1_32), .S(S));

#5;

I0=1; I1=0; I0_32 = 50; I1_32 = 25; S=0; S_16x1=0;
#5 I0=0; I1=1; I0_32 = 50; I1_32 = 25; S=1; S_16x1=1;

//mux_tb/S
//mux_tb/Y_32
```

```
Test cases:

I0 = 50, I1=25, S=0, Y=50

I0 = 50, I1=25, S=1, Y=25
```

32'd50

32'd25

/mux_tb/I0_32


/mux_tb/I1_32

(It isn't really necessary to test every bit in this case as we know the 1 bit 2x1 works, but you can do that if you're skeptical.)

Now we can properly begin making the multiplier.

The basic function of a multiplier is to replicate actual multiplication.

We will start with unsigned multiplication.



We have the 32 bit adder and and gates made already. Simply remember that the first carry in is 0 and follow the schematic in all subsequent cases.

```
module MULT32 U(HI, LO, A, B);
  67
         // output list
  68
  69
         output [31:0] HI;
  70
         output [31:0] LO;
  71
         // input list
  72
         input [31:0] A;
  73
         input [31:0] B;
80
        wire [31:0] B ext0 = \{32\{B[0]\}\};
81
        wire [31:0] B ext1 = \{32\{B[1]\}\};
        wire [31:0] B ext2 = \{32\{B[2]\}\};
82
        wire [31:0] B ext3 = \{32\{B[3]\}\};
83
        wire [31:0] B ext4 = \{32\{B[4]\}\};
84
        wire [31:0] B ext5 = \{32\{B[5]\}\};
85
        wire [31:0] B ext6 = \{32\{B[6]\}\};
86
87
        wire [31:0] B ext7 = \{32\{B[7]\}\};
88
        wire [31:0] B ext8 = \{32\{B[8]\}\};
89
        wire [31:0] B ext9 = \{32\{B[9]\}\};
90
        wire [31:0] B_ext10 = {32{B[10]}};
91
        wire [31:0] B_extl1 = {32{B[11]}};
92
        wire [31:0] B_ext12 = {32{B[12]}};
93
        wire [31:0] B_ext13 = {32{B[13]}};
94
        wire [31:0] B ext14 = \{32\{B[14]\}\};
        wire [31:0] B_ext15 = {32{B[15]}};
95
96
        wire [31:0] B_ext16 = {32{B[16]}};
97
        wire [31:0] B_ext17 = {32{B[17]}};
98
        wire [31:0] B_ext18 = {32{B[18]}};
99
        wire [31:0] B_ext19 = {32{B[19]}};
100
        wire [31:0] B_ext20 = {32{B[20]}};
101
        wire [31:0] B_ext21 = {32{B[21]}};
102
        wire [31:0] B_ext22 = {32{B[22]}};
103
        wire [31:0] B_ext23 = {32{B[23]}};
104
        wire [31:0] B ext24 = \{32\{B[24]\}\};
105
        wire [31:0] B_ext25 = {32{B[25]}};
106
        wire [31:0] B_ext26 = {32{B[26]}};
107
        wire [31:0] B = xt27 = {32{B[27]}};
        wire [31:0] B ext28 = {32{B[28]}};
108
        wire [31:0] B ext29 = \{32\{B[29]\}\};
109
        wire [31:0] B ext30 = \{32\{B[30]\}\};
110
111
        wire [31:0] B ext31 = \{32\{B[31]\}\};
```

```
113
         wire [31:0] andResult0;
 114
         wire [31:0] andResult1;
         wire [31:0] andResult2;
 115
 116
         wire [31:0] andResult3;
 117
         wire [31:0] andResult4;
 118
         wire [31:0] andResult5;
 119
         wire [31:0] andResult6;
 120
         wire [31:0] andResult7;
 121
         wire [31:0] andResult8;
 122
         wire [31:0] andResult9;
 123
         wire [31:0] andResult10;
 124
         wire [31:0] andResult11;
 125
         wire [31:0] andResult12;
 126
         wire [31:0] andResult13;
 127
         wire [31:0] andResult14;
 128
         wire [31:0] andResult15;
 129
         wire [31:0] andResult16;
         wire [31:0] andResult17;
 130
 131
         wire [31:0] andResult18;
 132
         wire [31:0] andResult19;
 133
         wire [31:0] andResult20;
 134
         wire [31:0] andResult21;
 135
         wire [31:0] andResult22;
 136
         wire [31:0] andResult23;
 137
         wire [31:0] andResult24;
 138
         wire [31:0] andResult25;
 139
         wire [31:0] andResult26;
 140
         wire [31:0] andResult27;
 141
         wire [31:0] andResult28;
         wire [31:0] andResult29;
 142
 143
         wire [31:0] andResult30;
 144
         wire [31:0] andResult31;
```

These are for the 32 and operations.

```
146
        mult 32x and and0(andResult0, A, B ext0);
147
        mult_32x_and andl(andResult1, A, B_ext1);
148
        mult_32x_and and2(andResult2, A, B_ext2);
        mult_32x_and and3(andResult3, A, B_ext3);
149
150
        mult_32x_and and4(andResult4, A, B_ext4);
151
        mult_32x_and and5(andResult5, A, B_ext5);
152
        mult_32x_and and6(andResult6, A, B_ext6);
153
        mult_32x_and and7(andResult7, A, B_ext7);
        mult_32x_and and8(andResult8, A, B_ext8);
154
155
        mult_32x_and and9(andResult9, A, B_ext9);
156
        mult_32x_and and10(andResult10, A, B_ext10);
157
        mult_32x_and and11(andResult11, A, B_ext11);
158
        mult_32x_and and12(andResult12, A, B_ext12);
159
        mult 32x and and13(andResult13, A, B ext13);
160
        mult_32x_and and14(andResult14, A, B_ext14);
161
        mult 32x and and15(andResult15, A, B ext15);
162
        mult_32x_and and16(andResult16, A, B_ext16);
163
        mult 32x and and17 (andResult17, A, B ext17);
164
        mult_32x_and and18(andResult18, A, B_ext18);
165
        mult_32x_and and19(andResult19, A, B_ext19);
166
        mult 32x and and20(andResult20, A, B ext20);
167
        mult_32x_and and21(andResult21, A, B_ext21);
        mult 32x and and22 (andResult22, A, B ext22);
168
169
        mult 32x and and23(andResult23, A, B ext23);
170
        mult_32x_and and24(andResult24, A, B_ext24);
        mult_32x_and and25(andResult25, A, B_ext25);
171
172
        mult_32x_and and26(andResult26, A, B_ext26);
173
        mult 32x and and27 (andResult27, A, B ext27);
174
        mult_32x_and and28(andResult28, A, B_ext28);
175
        mult_32x_and and29(andResult29, A, B_ext29);
176
        mult_32x_and and30(andResult30, A, B_ext30);
177
        mult_32x_and and31(andResult31, A, B_ext31);
```

```
202
      wire [31:0] adderRight23;
203
        wire [31:0] adderRight24;
204
        wire [31:0] adderRight25;
205
        wire [31:0] adderRight26;
206
        wire [31:0] adderRight27;
207
        wire [31:0] adderRight28;
208
        wire [31:0] adderRight29;
209
        wire [31:0] adderRight30;
210
        wire [31:0] adderRight31;
211
212
        wire [31:0] adderResult0;
213
        wire [31:0] adderResult1;
214
        wire [31:0] adderResult2;
215
        wire [31:0] adderResult3;
216
        wire [31:0] adderResult4;
217
      wire [31:0] adderResult5;
```

((32 of both these [adderResult stops at index 30], all with the end of the name as their index... Saving space.))

```
245
        wire adderCOO;
246
        wire adderCOl;
247
        wire adderCO2:
248
        wire adderCO3:
249
        wire adderCO4:
250
        wire adderCO5:
251
        wire adderCO6;
252
        wire adderCO7;
253
        wire adderCO8;
        wire adderCO9;
254
        wire adderCOl0;
255
256
        wire adderCOll;
257
        wire adderCO12;
258
        wire adderCO13;
        wire adderCO14;
259
        wire adderCO15;
260
        wire adderCO16;
261
262
        wire adderCO17;
263
        wire adderCO18;
264
        wire adderCO19;
265
        wire adderCO20;
266
        wire adderCO21;
267
        wire adderCO22;
268
        wire adderCO23;
269
        wire adderCO24;
270
        wire adderCO25;
271
        wire adderCO26;
        wire adderCO27;
272
273
        wire adderCO28;
274
        wire adderCO29;
275
        wire adderCO30;
276
        wire adderCO31;
```

Next segment will be plain text as it's easier to read that:

```
assign LO[0] = andResult0[0];
//module RC_ADD_SUB_32(Y, CO, A, B, SnA); template
//RC_ADD_SUB_32 fa_inst_1(.Y(Y), .CO(CO), .A(A),
.B(B), .SnA(SnA));
assign adderRight0 = {1'b0,andResult0[31:1]}; // first
```

case/adder only

```
.CO(adderCO0), .A(adderRight0), .B(andResult1),
.SnA(1'b0));
assign LO[1] = adderResult0[0];
assign adderRight1 = {adderCO0, adderResult0[31:1]};
RC ADD SUB 32 adder 1(.Y(adderResult1),
.CO(adderCO1), .A(adderRight1), .B(andResult2),
.SnA(1'b0));
assign LO[2] = adderResult1[0];
assign adderRight2 = {adderCO1, adderResult1[31:1]};
RC ADD SUB 32 adder 2(.Y(adderResult2),
.CO(adderCO2), .A(adderRight2), .B(andResult3),
.SnA(1'b0));
assign LO[3] = adderResult2[0];
assign adderRight3 = {adderCO2, adderResult2[31:1]};
RC ADD SUB 32 adder 3(.Y(adderResult3),
.CO(adderCO3), .A(adderRight3), .B(andResult4),
.SnA(1'b0));
assign LO[4] = adderResult3[0];
assign adderRight4 = {adderCO3, adderResult3[31:1]};
RC_ADD_SUB_32 adder_4(.Y(adderResult4),
.CO(adderCO4), .A(adderRight4), .B(andResult5),
.SnA(1'b0));
assign LO[5] = adderResult4[0];
assign adderRight5 = {adderCO4, adderResult4[31:1]};
RC ADD SUB 32 adder 5(.Y(adderResult5),
.CO(adderCO5), .A(adderRight5), .B(andResult6),
.SnA(1'b0));
assign LO[6] = adderResult5[0];
assign adderRight6 = {adderCO5, adderResult5[31:1]};
RC ADD SUB 32 adder 6(.Y(adderResult6),
.CO(adderCO6), .A(adderRight6), .B(andResult7),
.SnA(1'b0));
assign LO[7] = adderResult6[0];
assign adderRight7 = {adderCO6, adderResult6[31:1]};
RC_ADD_SUB_32 adder_7(.Y(adderResult7),
.CO(adderCO7), .A(adderRight7), .B(andResult8),
.SnA(1'b0));
assign LO[8] = adderResult7[0];
assign adderRight8 = {adderCO7, adderResult7[31:1]};
RC ADD SUB 32 adder 8(.Y(adderResult8),
.CO(adderCO8), .A(adderRight8), .B(andResult9),
.SnA(1'b0));
assign LO[9] = adderResult8[0];
assign adderRight9 = {adderCO8, adderResult8[31:1]};
RC ADD SUB 32 adder 9(.Y(adderResult9),
.CO(adderCO9), .A(adderRight9), .B(andResult10),
.SnA(1'b0));
assign LO[10] = adderResult9[0];
assign adderRight10 = {adderCO9, adderResult9[31:1]};
RC ADD SUB 32 adder 10(.Y(adderResult10),
.CO(adderCO10), .A(adderRight10), .B(andResult11),
.SnA(1'b0));
assign LO[11] = adderResult10[0];
```

RC ADD SUB 32 adder 0(.Y(adderResult0),

```
assign adderRight11 = {adderCO10, adderResult10[31:1]};
                                                            .CO(adderCO21), .A(adderRight21), .B(andResult22),
RC ADD SUB 32 adder 11(.Y(adderResult11),
                                                            .SnA(1'b0));
.CO(adderCO11), .A(adderRight11), .B(andResult12),
                                                            assign LO[22] = adderResult21[0];
.SnA(1'b0));
assign LO[12] = adderResult11[0];
                                                            assign adderRight22 = {adderCO21, adderResult21[31:1]};
                                                            RC ADD SUB 32 adder 22(.Y(adderResult22),
assign adderRight12 = {adderCO11, adderResult11[31:1]};
                                                            .CO(adderCO22), .A(adderRight22), .B(andResult23),
RC ADD SUB 32 adder 12(.Y(adderResult12),
                                                            .SnA(1'b0));
.CO(adderCO12), .A(adderRight12), .B(andResult13),
                                                            assign LO[23] = adderResult22[0];
.SnA(1'b0));
assign LO[13] = adderResult12[0];
                                                            assign adderRight23 = {adderCO22, adderResult22[31:1]}:
                                                            RC ADD SUB 32 adder 23(.Y(adderResult23),
assign adderRight13 = {adderCO12, adderResult12[31:1]};
                                                            .CO(adderCO23), .A(adderRight23), .B(andResult24),
RC ADD SUB 32 adder 13(.Y(adderResult13),
                                                            .SnA(1'b0));
.CO(adderCO13), .A(adderRight13), .B(andResult14),
                                                            assign LO[24] = adderResult23[0];
.SnA(1'b0));
assign LO[14] = adderResult13[0];
                                                            assign adderRight24 = {adderCO23, adderResult23[31:1]};
                                                            RC ADD SUB 32 adder 24(.Y(adderResult24),
assign adderRight14 = {adderCO13, adderResult13[31:1]};
                                                            .CO(adderCO24), .A(adderRight24), .B(andResult25),
RC ADD SUB 32 adder 14(.Y(adderResult14),
                                                            .SnA(1'b0));
.CO(adderCO14), .A(adderRight14), .B(andResult15),
                                                            assign LO[25] = adderResult24[0];
.SnA(1'b0));
assign LO[15] = adderResult14[0];
                                                            assign adderRight25 = {adderCO24, adderResult24[31:1]};
                                                            RC ADD_SUB_32 adder_25(.Y(adderResult25),
assign adderRight15 = {adderCO14, adderResult14[31:1]};
                                                            .CO(adderCO25), .A(adderRight25), .B(andResult26),
RC ADD SUB 32 adder 15(.Y(adderResult15),
                                                            .SnA(1'b0));
.CO(adderCO15), .A(adderRight15), .B(andResult16),
                                                            assign LO[26] = adderResult25[0];
.SnA(1'b0));
assign LO[16] = adderResult15[0];
                                                            assign adderRight26 = {adderCO25, adderResult25[31:1]}:
                                                            RC ADD SUB 32 adder 26(.Y(adderResult26),
assign adderRight16 = {adderCO15, adderResult15[31:1]};
                                                            .CO(adderCO26), .A(adderRight26), .B(andResult27),
RC ADD SUB 32 adder 16(.Y(adderResult16),
                                                            .SnA(1'b0));
                                                            assign LO[27] = adderResult26[0];
.CO(adderCO16), .A(adderRight16), .B(andResult17),
.SnA(1'b0));
assign LO[17] = adderResult16[0];
                                                            assign adderRight27 = {adderCO26, adderResult26[31:1]};
                                                            RC ADD SUB 32 adder 27(.Y(adderResult27),
assign adderRight17 = {adderCO16, adderResult16[31:1]};
                                                            .CO(adderCO27), .A(adderRight27), .B(andResult28),
RC ADD SUB 32 adder 17(.Y(adderResult17),
                                                            .SnA(1'b0));
.CO(adderCO17), .A(adderRight17), .B(andResult18),
                                                            assign LO[28] = adderResult27[0];
.SnA(1'b0));
assign LO[18] = adderResult17[0];
                                                            assign adderRight28 = {adderCO27, adderResult27[31:1]};
                                                            RC ADD_SUB_32 adder_28(.Y(adderResult28),
assign adderRight18 = {adderCO17, adderResult17[31:1]};
                                                            .CO(adderCO28), .A(adderRight28), .B(andResult29),
RC ADD SUB 32 adder 18(.Y(adderResult18),
                                                            .SnA(1'b0));
.CO(adderCO18), .A(adderRight18), .B(andResult19),
                                                            assign LO[29] = adderResult28[0];
.SnA(1'b0));
assign LO[19] = adderResult18[0];
                                                            assign adderRight29 = {adderCO28, adderResult28[31:1]};
                                                            RC ADD SUB 32 adder 29(.Y(adderResult29),
assign adderRight19 = {adderCO18, adderResult18[31:1]};
                                                            .CO(adderCO29), .A(adderRight29), .B(andResult30),
RC ADD SUB 32 adder 19(.Y(adderResult19),
                                                            .SnA(1'b0));
.CO(adderCO19), .A(adderRight19), .B(andResult20),
                                                            assign LO[30] = adderResult29[0];
.SnA(1'b0));
assign LO[20] = adderResult19[0];
                                                            assign adderRight30 = {adderCO29, adderResult29[31:1]};
                                                            RC ADD SUB 32 adder 30(.Y(adderResult30),
assign adderRight20 = {adderCO19, adderResult19[31:1]};
                                                            .CO(adderCO30), .A(adderRight30), .B(andResult31),
RC ADD SUB 32 adder 20(.Y(adderResult20),
                                                            .SnA(1'b0));
.CO(adderCO20), .A(adderRight20), .B(andResult21),
                                                            assign LO[31] = adderResult30[0];
                                                            assign HI = adderResult30;
.SnA(1'b0));
assign LO[21] = adderResult20[0];
                                                            endmodule
assign adderRight21 = {adderCO20, adderResult20[31:1]};
                                                                                    Testing:
```

RC ADD SUB 32 adder 21(.Y(adderResult21),

```
module mult_tb;
//reg SnA;
//wire CO, S;
wire [31:0] HI;
wire [31:0] LO;


reg [31:0] A;
reg [31:0] B;
wire [31:0] signed_HI;
wire [31:0] signed_LO;

reg [31:0] signed_A;
reg [31:0] signed_B;

// module MULT32_U(HI, LO, A, B);
// module MULT32_UH, LO, A, B);
MULT32_U mult(.HI(HI), .LO(LO), .A(A), .B(B));
MULT32_signedMult(.HI(signed_HI), .LO(signed_LO), .A(signed_A), .B(signed_B));
```

(Line 31 as plain text since it's long and hard to see in image format [it's cut off in the above image].)

mult_tb/HE	32/00					32d1
m-4 /mult_tb/LO	3200	32620	(32810	02810000	(32819998)	[-32d2
/mult_tb/A	3200	37d10	(32d)	324100	(32099990	32d2147483647
g- ∳ /mult_tb/8	32'00	3262	(32810	(326100	(3262	
a-🔷 /mult_tb/signed_HI	3280	13260			(3260	[37d1
- /mult_tb/signed_LO	32'd0	-37d20	(32810	(32410000	(+3Zd199980)	-32d2
g-4 /mult_tb/signed_A	3280	32'610	(326)	32/6100	(32899990	37d2147483647
🗃 👉 /mult_tb/sgned_B	32/00	137/02	(32610	324100	(-32d2	32d2



32'd0			
32'd0	32'd20	(32'd10	
32'd0	32'd10	(32'd1	
32'd0	32'd2	32'd10	
32'd0	32'd0		
32'd0	-32'd20	(32'd10	
32'd0	32'd10	32'd1	
32'd0	-32'd2	(32'd10	

33647
33647
Į.


Test cases (Including the signed multiplier, will show implementation after):

(AxB=LO (HI is 0 unless stated otherwise))
Unsigned:0x0=0 Signed: 0x0=0
Unsigned:10x2=20 Signed: 10x-2=-20
Unsigned:1x10=10 Signed: 1x10=10

Unsigned:100x100=10000 Signed: 100x100=10000 Unsigned:99990x2=199980 Signed: 99990x-2=-199980 Unsigned:(32x1 bit binary)x2=2147483647 (HI = 1) Signed: (32x1 bit binary)x-2=-2147483647 (HI = 1)

(Also, we can see that two's complement works through this test so I will not be testing that module. If you do wan't to test it just put any number into it and verify that the output is the correct number in binary. (i.e. put in 2 and check that you get [31 1's and a 0 in binary].))

Implementation of two's complement:
The basic operation is to flip the bits of your operand and then add 1 to it.



(Kaushik Patra, Lab 12, Slide 3)

```
// 32-bit two's complement

module TWOSCOMP32(Y,A);

//output list
output [31:0] Y;

//input list
input [31:0] A;

// TBD

// TBD

wire [31:0] notA;

wire [31:0] B = 32'bl;

wire [31:0] B = 32'bl;

wire SnA = 1'b0;

wire CO;
assign notA = ~A;

RC_ADD_SUB_32 fa_inst_1(.Y(Y), .CO(CO), .A(notA), .B(B), .SnA(SnA));

endmodule
```

We also need a 64 bit variant so: These will be used for the signed multiplier.


Implement Signed Multiplication Circuit MCND[31:0] 32-bit Unsigned Multiplier Prototype MPLR 322 225 Complement MPLR 322 225 Complement MULTIPLIER 225 Complement Prototype File: mult.v 7

(Kaushik Patra, Lab 12, Slide 4)

```
module MULT32(HI, LO, A, B);
22
23
            // output list
24
           output [31:0] HI;
25
           output [31:0] LO;
26
            // input list
27
           input [31:0] A;
28
           input [31:0] B;
29
30
           // TBD
31
           wire [31:0] A2;
32
           wire [31:0] B2;
33
34
           wire [31:0] selectedA;
35
           wire [31:0] selectedB;
36
37
           wire [31:0] tempHI;
           wire [31:0] tempLO;
38
39
40
           wire [31:0] HI2;
41
           wire [31:0] LO2;
42
43
           wire [63:0] intermediateResult;
44
           wire resultSelect;
45
            //module TWOSCOMP32(Y,A);
46
47
           TWOSCOMP32 compA(.Y(A2), .A(A));
           TWOSCOMP32 compB(.Y(B2), .A(B));
48
       //module MUX32_2x1(Y, I0, I1, S);
MUX32_2x1 mux_mcnd(.Y(selectedA), .I0(A), .I1(A2), .S(A[31]));
MUX32_2x1 mux_mplr(.Y(selectedB), .I0(B), .I1(B2), .S(B[31]));
50
51
52
53
54
55
56
57
58
59
       //module MULT32_U(HI, LO, A, B);
MULT32_U mult(.HI(tempHI), .LO(tempLO), .A(selectedA), .B(selectedB));
       TWOSCOMP32 compHI(.Y(HI2), .A(tempHI));
TWOSCOMP32 compLO(.Y(LO2), .A(tempLO));
       xor xor0(resultSelect, A[31], B[31]);
       MUX32_2x1 mux_first_64(.Y(LO), .IO(tempLO), .II(LO2), .S(resultSelect));
MUX32_2x1 mux_second_64(.Y(HI), .IO(tempHI), .II(HI2), .S(resultSelect));
```

(Testing has already been shown. Refer to the unsigned multiplier's testing section.)

C. Barrel Shifter



(Kaushik Patra, Lab 13, Slide 2)

To extend the left and right shifter to 32 bits you need 5 total shifts (5 vertical rows of muxs, 32 muxs per row, with the row's shifts being 1, 2, 4, 8, 16.) The selection bit for the first row is 0 up to 4 for the fifth row.

```
wire firstShift0;
435
436
        wire firstShiftl;
437
        wire firstShift2;
438
        wire firstShift3;
439
        wire firstShift4;
440
        wire firstShift5;
441
        wire firstShift6;
442
        wire firstShift7;
443
        wire firstShift8;
444
        wire firstShift9;
445
        wire firstShift10;
446
        wire firstShiftll;
447
        wire firstShift12;
448
        wire firstShift13;
449
        wire firstShift14;
450
        wire firstShift15;
451
        wire firstShift16:
452
        wire firstShift17:
453
        wire firstShift18:
454
        wire firstShift19;
455
        wire firstShift20;
456
        wire firstShift21;
457
        wire firstShift22;
458
        wire firstShift23;
459
        wire firstShift24;
460
        wire firstShift25;
461
        wire firstShift26;
        wire firstShift27;
462
463
        wire firstShift28;
464
        wire firstShift29;
465
        wire firstShift30;
466
        wire firstShift31;
```

Both left and right shifters have similar sets of wires like above. There is a set of firstShift0->31, secondShift0->31, third...fourthShift0->31. For the fifth shift simply save the shifted bit to the output wire, Y.

Right shifter:

```
249 | wire fourthShift27;
                                                             250
                                                                                                                                                                        wire fourthShift28;
                                                             251
                                                                                                                                                                            wire fourthShift29;
                                                             252
                                                                                                                                                                          wire fourthShift30;
                                                             253
                                                                                                                                                                    wire fourthShift31;
                                                             254
                                                             255
                                                                                                                                                                            wire zeroBit;
                                                       256
                                                                                                                           assign zeroBit = 1'b0;
                                  MUX1_2xl mux_first_0(.Y(firstShift0), .I0(D[0]), .I1(D[1]), .S(S[0]));
MUX1_2xl mux_first_1(.Y(firstShift1), .I0(D[1]), .I1(D[2]), .S(S[0]));
MUX1_2xl mux_first_2(.Y(firstShift2), .I0(D[2]), .I1(D[3]), .S(S[0]));
MUX1_2xl mux_first_3(.Y(firstShift3), .I0(D[3]), .I1(D[4]), .S(S[0]));
MUX1_2xl mux_first_4(.Y(firstShift4), .I0(D[4]), .I1(D[5]), .S(S[0]));
                                MOX1_2x1 mux_first_5(.Y(firstShift5), .10(D[5]), .11(D[6]), .S(S[0]));
MOX1_2x1 mux_first_6(.Y(firstShift6), .10(D[6]), .11(D[7]), .S(S[0]));
MOX1_2x1 mux_first_7(.Y(firstShift6), .10(D[7]), .11(D[7]), .S(S[0]));
MOX1_2x1 mux_first_8(.Y(firstShift6), .10(D[7]), .11(D[7]), .S(S[0]));
MOX1_2x1 mux_first_10(.Y(firstShift6), .10(D[9]), .11(D[1]), .S(S[0]));
MOX1_2x1 mux_first_11(.Y(firstShift10), .10(D[10]), .11(D[11]), .S(S[0]));
MOX1_2x1 mux_first_11(.Y(firstShift10), .10(D[10]), .11(D[11]), .S(S[0]));
MOX1_2x1 mux_first_12(.Y(firstShift12), .10(D[12]), .11(D[11]), .S(S[0]));
MOX1_2x1 mux_first_13(.Y(firstShift12), .10(D[13]), .11(D[14]), .S(S[0]));
MOX1_2x1 mux_first_15(.Y(firstShift14), .10(D[14]), .11(D[14]), .S(S[0]));
MOX1_2x1 mux_first_16(.Y(firstShift16), .10(D[16]), .11(D[17]), .S(S[0]));
MOX1_2x1 mux_first_16(.Y(firstShift17), .10(D[16]), .11(D[16]), .S(S[0]));
MOX1_2x1 mux_first_16(.Y(firstShift18), .10(D[16]), .11(D[19]), .S(S[0]));
MOX1_2x1 mux_first_16(.Y(firstShift18), .10(D[16]), .11(D[19]), .S(S[0]));
MOX1_2x1 mux_first_16(.Y(firstShift20), .10(D[16]), .11(D[11]), .S(S[0]));
MOX1_2x1 mux_first_2(.Y(firstShift20), .10(D[21]), .11(D[21]), .S(S[0]));
MOX1_2x1 mux_first_2(.Y(firstShift21), .10(D[21]), .11(D[21]), .S(S[0]));
                                       MUX1_2x1 mux_first_5(
                                                                                                                                                                                                               .Y(firstShift5),
                                                                                                                                                                                                                                                                                                                                            .IO(D[5]),
                                                                                                                                                                                                                                                                                                                                                                                                                                  .I1(D[6]),
                                       MUX1_2x1 mux_first_22(.Y(firstShift22),
MUX1_2x1 mux_first_23(.Y(firstShift23),
                                                                                                                                                                                                                                                                                                                                                             .IO(D[22]), .II(D[23]),
                                                                                                                                                                                                                                                                                                                                                             .IO(D[23]), .II(D[24]),
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       .S(S[0]));
                              | MOX1_2xl mux_first_23(.Y(firstShift23), .IO(D[23]), .I1(D[24]), .S(S(0))); | MOX1_2xl mux_first_24(.Y(firstShift24), .IO(D[24]), .I1(D[25]), .S(S(0))); | MOX1_2xl mux_first_25(.Y(firstShift25), .IO(D[25]), .I1(D[26]), .S(S(0))); | MOX1_2xl mux_first_26(.Y(firstShift26), .IO(D[26]), .I1(D[27]), .S(S(0))); | MOX1_2xl mux_first_27(.Y(firstShift27), .IO(D[27]), .I1(D[28]), .S(S(0))); | MOX1_2xl mux_first_28(.Y(firstShift28), .IO(D[28]), .I1(D[29]), .S(S(0))); | MOX1_2xl mux_first_30(.Y(firstShift28), .IO(D[30]), .I1(D[30]), .S(S(0))); | MOX1_2xl mux_first_31(.Y(firstShift30), .IO(D[31]), .I1(zeroBit), .S(S[0])
                  MUXI_2xi mux_second_U(.Y(secondShiftU), .10(firstShiftU), .11(firstShift2), .S(S[1]));
MUXI_2xi mux_second_1(.Y(secondShift1), .10(firstShiftU), .11(firstShift3), .S(S[1]));
MUXI_2xi mux_second_1(.Y(secondShift2), .10(firstShift2), .11(firstShift4), .S(S[1]));
MUXI_2xi mux_second_3(.Y(secondShift3), .10(firstShift3), .11(firstShift4), .S(S[1]));
MUXI_2xi mux_second_4(.Y(secondShift4), .10(firstShift3), .11(firstShift6), .S(S[1]));
MUXI_2xi mux_second_5(.Y(secondShift4), .10(firstShift3), .11(firstShift6), .S(S[1]));
MUXI_2xi mux_second_5(.Y(secondShift6), .10(firstShift6), .11(firstShift6), .S(S[1]));
MUXI_2xi mux_second_7(.Y(secondShift6), .10(firstShift6), .11(firstShift6), .S(S[1]));
MUXI_2xi mux_second_9(.Y(secondShift8), .10(firstShift6), .11(firstShift6), .S(S[1]));
MUXI_2xi mux_second_9(.Y(secondShift8), .10(firstShift6), .11(firstShift61), .S(S[1]));
MUXI_2xi mux_second_9(.Y(secondShift8), .10(firstShift6), .11(firstShift61), .S(S[1]));
MUXI_2xi mux_second_1x(.Y(secondShift8), .10(firstShift61), .11(firstShift61), .S(S[1]));
MUXI_2xi mux_second_1x(.Y(secondShift8), .10(firstShift61), .11(firstShift61), .S(S[1]));
MUXI_2xi mux_second_1x(.Y(secondShift81), .10(firstShift61), .11(firstShift61), .S(S[1]));
MUXI_2xi mux_second_2x(.Y(secondShift81), .10(firstShift61), .11(firstShift61), .S(S[1])
                      MUX1_2x1 mux_second_30(.Y(secondShift30), .I0(firstShift30), .I1(zeroBit), .S(S[1]));
MUX1_2x1 mux_second_31(.Y(secondShift31), .I0(firstShift31), .I1(zeroBit), .S(S[1]));
MUXI_2x1 mux third_0(.Y(thirdShift0), .10(secondShift0), .11(secondShift4), .MUXI_2x1 mux third_1(.Y(thirdShift0), .10(secondShift0), .11(secondShift4), .MUXI_2x1 mux third_1(.Y(thirdShift0), .10(secondShift2), .11(secondShift5), .MUXI_2x1 mux third_2(.Y(thirdShift3), .10(secondShift2), .11(secondShift7), .MUXI_2x1 mux third_3(.Y(thirdShift3), .10(secondShift4), .11(secondShift7), .MUXI_2x1 mux third_3(.Y(thirdShift6), .10(secondShift4), .11(secondShift7), .MUXI_2x1 mux third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift6), .MUXI_2x1 mux third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift6), .MUXI_2x1 mux third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift1), .MUXI_2x1 mux third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift1), .MUXI_2x1 mux_third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift1), .MUXI_2x1 mux_third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift1), .MUXI_2x1 mux_third_3(.Y(thirdShift6), .10(secondShift6), .11(secondShift6), .MUXI_2x1 mux_third_3(.Y(thirdShift6), .10(se
                                                                                                                                                                                                                                                                .Il(secondShift24),
.Il(secondShift25),
.Il(secondShift26),
.Il(secondShift27),
.Il(secondShift27),
                                                                                                                                                                                                                                                                                                                                                                                                                  .Il(secondShift29)
      MMX1_zxl mux third_26:(!(thirdshift26),.10(secondshift26),.11(secondshift29),.5(2[1));
MMX1_zxl mux third_26:(!(thirdshift26),.10(secondshift26),.11(secondshift30),.5(5[2]));
MMX1_zxl mux third_26:(!(thirdshift27),.10(secondshift27),.11(secondshift31),.5(5[2]));
MMX1_zxl mux third_26:(!(thirdshift28),.10(secondshift28),.11(secondit),.5(5[2]));
MMX1_zxl mux third_26:(!(thirdshift28),.10(secondshift28),.11(secondit),.5(5[2]));
MMX1_zxl mux_third_30:(!(thirdshift30),.10(secondshift30),.11(secondit),.5(5[2]));
MMX1_zxl mux_third_31:(.Y(thirdshift31),.10(secondshift31),.11(zecondit),.5(5[2]));
```

```
MUX1_2x1 mux fourth_0(.Y(fourthShifto), .10(thirdShifto), .11(thirdShifto), .5(5(3)));
MUX1_2x1 mux fourth_1(.Y(fourthShift), .10(thirdShifto), .11(thirdShifto), .5(5(3)));
MUX1_2x1 mux fourth_2(.Y(fourthShifto), .10(thirdShifto), .11(thirdShifto), .5(5(3)));
MUX1_2x1 mux fourth_3(.Y(fourthShifto), .10(thirdShifto), .11(thirdShifto), .5(5(3)));
MUX1_2x1 mux fourth_4(.Y(fourthShifto), .10(thirdShifto), .11(thirdShifto), .5(5(3)));
MUX1_2x1 mux fourth_6(.Y(fourthShifto), .10(thirdShifto), .11(thirdShifto), .5(5(3)));
MUX1_2x1 mux fourth_10(.Y(fourthShifto), .10(thirdShifto), .11(thirdShifto), .5(5(3));
MUX1_2x1 mux fourth_10(.Y(fourthShifto)), .10(thirdShifto), .11(thirdShifto), .5(5(3));
MUXI 2x1 max fourth 101
MUXI 2x1 max fourth 112
MUXI 2x1 max fourth 112
MUXI 2x1 max fourth 114
MUXI 2x1 max fourth 136
MUXI 2x1 max fourth 136
MUXI 2x1 max fourth 146
MUXI 2x1 max fourth 156
MUXI 2x1 max fourth 176
MUXI 2x1 max fourth 177
MUXI 2x1 max fourth 197
MUXI 2x1 max fourth 197
MUXI 2x1 max fourth 197
MUXI 2x1 max fourth 2x1
                                                                                                                                                                                                                                     Y(fourthShiftll),
                                                                                                                                                                                                                                                                                                                                                                                                             .IO(thirdShiftll),
                                                                                                                                                                                                                               .Y(fourthShift21),
.Y(fourthShift12),
.Y(fourthShift13),
.Y(fourthShift13),
.Y(fourthShift14),
.Y(fourthShift14),
.Y(fourthShift14),
.Y(fourthShift18),
.Y(fourthShift20),
.Y(fourthShift20),
.Y(fourthShift21),
.Y(fourthShift21),
.Y(fourthShift22),
.Y(fourthShift23),
.Y(fourthShift23),
                                                                                                                                                                                                                                                                                                                                                                                                    .IO(thirdShiftl1),
.IO(thirdShiftl2),
.IO(thirdShiftl3),
.IO(thirdShiftl4),
.IO(thirdShiftl5),
.IO(thirdShiftl6),
.IO(thirdShiftl7),
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           .Il (thirdShift25)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .II (thirdShift26),
.II (thirdShift27),
.II (thirdShift28),
.II (thirdShift28),
                                                                                                                                                                                                                                                                                                                                                                                                             .IO(thirdShift18),
                                                                                                                                                                                                                                                                                                                                                                                                          .IO(thirdShift19),
.IO(thirdShift20),
.IO(thirdShift21),
.IO(thirdShift21),
                                                                                                                                                                                                                                     Y (fourthShift23),
                                                                                                                                                                                                                                                                                                                                                                                                                .IO(thirdShift23),
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           .Il(thirdShift31)
MUXI_ZM mux_fourth_3(.!(fourthshirt3), .10(thirdshirt3), .11(thirdshirt3), .5(5[3]));

MUXI_ZM mux_fourth_2(.!(fourthshirt4), .10(thirdshirt24), .11(teroBit), .5(5[3]));

MUXI_ZM mux_fourth_2(.!(fourthshirt25), .10(thirdshirt25), .11(teroBit), .5(5[3]));

MUXI_ZM mux_fourth_2(.!(fourthshirt26), .10(thirdshirt26), .11(teroBit), .5(5[3]));

MUXI_ZM mux_fourth_2(.!(fourthshirt27), .10(thirdshirt27), .11(teroBit), .5(5[3]));

MUXI_ZM mux_fourth_2(.!(fourthshirt29), .10(thirdshirt28), .11(teroBit), .5(5[3]));

MUXI_ZM mux_fourth_3(.!(fourthshirt29), .10(thirdshirt29), .11(teroBit), .5(5[3]));

MUXI_ZM mux_fourth_3(.!(fourthshirt31), .10(thirdshirt31), .11(teroBit), .5(5[3]));
  MUX1_2x1 mux_fifth_0(.Y(Y[0]), .I0(fourthShift0), .I1(fourthShift16), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(Y[1]), .10(fourthShift0), .I1(fourthShift16), .S(S[4]));
MUX1_2x1 mux_fifth_2(.Y(Y[2]), .10(fourthShift0), .I1(fourthShift18), .S(S[4]));
MUX1_2x1 mux_fifth_3(.Y(Y[3]), .10(fourthShift3), .I1(fourthShift19), .S(S[4]));
MUX1_2x1 mux_fifth_5(.Y(Y[3]), .10(fourthShift4), .I1(fourthShift20), .S(S[4]));
MUX1_2x1 mux_fifth_5(.Y(Y[3]), .10(fourthShift4), .I1(fourthShift21), .S(S[4]));
MUX1_2x1 mux_fifth_5(.Y(Y[6]), .10(fourthShift6), .I1(fourthShift22), .S(S[4]));
MUX1_2x1 mux_fifth_7(.Y(Y[7]), .10(fourthShift6), .I1(fourthShift22), .S(S[4]));
MUX1_2x1 mux_fifth_9(.Y(Y[6]), .10(fourthShift6), .I1(fourthShift22), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift0), .I1(fourthShift24), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift27), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift27), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift27), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift29), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift20), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift30), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(fourthShift30), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(geroBit), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift10), .I1(geroBit), .S(S[4]));
MUX1_2x1 mux_fifth_1(.Y(X[1]), .10(fourthShift20), .I1
        MUX1_2x1 mux_fifth_27(.Y(Y[27]), .I0(fourthShift27), .I1(zeroBit), .S(S[4]));
MUX1_2x1 mux_fifth_28(.Y(Y[28]), .I0(fourthShift28), .I1(zeroBit), .S(S[4]));
MUX1_2x1 mux_fifth_29(.Y(Y[29]), .I0(fourthShift29), .I1(zeroBit), .S(S[4]));
MUX1_2x1 mux_fifth_30(.Y(Y[30]), .I0(fourthShift30), .I1(zeroBit), .S(S[4]));
MUX1_2x1 mux_fifth_31(.Y(Y[31]), .I0(fourthShift31), .I1(zeroBit), .S(S[4]));
```

(I'll show all the testing for the shifters later as I use the same cases for each and the testing is all on the same file.)

```
Left Shifter:
425
      // Left shifter
426
      module SHIFT32_L(Y,D,S);
427
        // output list
428
        output [31:0] Y;
429
        // input list
        input [31:0] D;
430
431
        input [4:0] S;
432
433
        // TBD
434
435
        wire firstShift0;
436
        wire firstShiftl;
437
        wire firstShift2;
438
        wire firstShift3;
439
        wire firstShift4;
440
        wire firstShift5;
441
        wire firstShift6;
442
        wire firstShift7;
443
        wire firstShift8;
444
        wire firstShift9;
 445
        wire firstShift10;
 446
        wire firstShiftll;
 447
        wire firstShift12;
448
       wire firstShift13:
```

Once again, it uses the same wire set up as the right shifter. It also shares the zero bit wire.

```
MUX1_2x1 mux_first_0(.Y(firstShift0), .I0(D[0]),
MUX1_2x1 mux_first_1(.Y(firstShift1), .I0(D[11),
MUX1_2x1 mux_first_2(.Y(firstShift2), .I0(D[2]),
MUX1_2x1 mux_first_3(.Y(firstShift3), .I0(D[3]),
                                                                                                                                                  .Il(zeroBit),
                                                                                                                                                  .II(D[0]), .S(S[0]));
.II(D[1]), .S(S[0]));
 MUX1_2x1 mux_first_4
MUX1_2x1 mux_first_5
MUX1_2x1 mux_first_6
MUX1_2x1 mux_first_7
                                                                 .Y(firstShift4)
                                                                                                                   .IO(D[41).
                                                                                                                                                   .I1(D[3]).
                                                                 .Y(firstShift5)
.Y(firstShift6)
.Y(firstShift7)
 MUX1 2x1 mux first 8
                                                                (.Y(firstShift8),
                                                                                                                  .IO(D[8]),
                                                                                                                                                  .I1(D[7]),
 MUX1 2x1 mux first 9(.

MUX1 2x1 mux first 10(

MUX1 2x1 mux first 11(

MUX1 2x1 mux first 11(

MUX1 2x1 mux first 12(
                                                                 .Y(firstShift9)
                                                                                                                  .IO(D[9]
                                                                                                                                                    . I1 (D[8]
                                                                    .Y(firstShift10),
.Y(firstShift11),
.Y(firstShift11),
.Y(firstShift12),
                                                                                                                        .IO(D[12]),
MUX1_2x1 mux_first_12(
MUX1_2x1 mux_first_13(
MUX1_2x1 mux_first_14(
MUX1_2x1 mux_first_15(
MUX1_2x1 mux_first_16(
MUX1_2x1 mux_first_17(
                                                                    .Y(firstShift13),
                                                                                                                        .IO(D[13]),
                                                                                                                                                          .I1(D
                                                                     Y(firstShift14)
                                                                    .Y(firstShift15),
.Y(firstShift16),
.Y(firstShift16),
.Y(firstShift17),
                                                                                                                        .IO(D[17]),
                                                                                                                                                            .I1 (D[
MOX1 2x1 mux_first_18(.YffirstShift18),

MOX1 2x1 mux_first_19(.YffirstShift19),

MOX1 2x1 mux_first_19(.YffirstShift20),

MOX1 2x1 mux_first_21(.YffirstShift21),

MOX1 2x1 mux_first_22(.YffirstShift22),
                                                                                                                        .IO(D[18]
                                                                                                                                                            .II (D[17]
                                                                                                                        .IO(D[19])
.IO(D[20])
.IO(D[21])
                                                                                                                        .IO(D[22]),
                                                                                                                                                            .I1(D[21])
 MUX1 2x1 mux first 23(
MUX1 2x1 mux first 24(
MUX1 2x1 mux first 25(
MUX1 2x1 mux first 26(
                                                                    .Y(firstShift23),
                                                                                                                        .IO(D[23]
                                                                                                                                                            .I1(D[22
                                                                    .Y(firstShift24),
.Y(firstShift25),
.Y(firstShift26),
MUX1_2xl mux_first_20(.1(firstSnift20),.10(D[23)),.11(D[23)),.5(S[0]));
MUX1_2xl mux_first_28(.Y(firstSnift20),.10(D[23)),.11(D[26]),.5(S[0]));
MUX1_2xl mux_first_28(.Y(firstSnift28),.10(D[28]),.11(D[27]),.5(S[0]));
MUX1_2xl mux_first_29(.Y(firstSnift28),.10(D[28]),.11(D[28]),.5(S[0]));
MUX1_2xl mux_first_30(.Y(firstSnift30),.10(D[30]),.11(D[28]),.5(S[0]));
MUX1_2xl mux_first_31(.Y(firstSnift31),.10(D[31]),.11(D[30]),.S(S[0]));
```

```
| MUXI | 2x1 mux_second_0(.Y|secondShift()), .I0(firstShift()), .I1(zeroBit), .S(S[1]));
| MUXI | 2x1 mux_second_1(.Y|secondShift()), .I0(firstShift()), .I1(zeroBit), .S(S[1]));
| MUXI | 2x1 mux_second_1(.Y|secondShift()), .I0(firstShift()), .II(firstShift()), .S(S[1]));
| MUXI | 2x1 mux_second_1(.Y|secondShift()), .I0(firstShift()), .II(firstShift()),
```

```
MUX1_2x1 mux_third_0(.Y(thirdShift0),

MUX1_2x1 mux_third_1(.Y(thirdShift1),

MUX1_2x1 mux_third_2(.Y(thirdShift2),

MUX1_2x1 mux_third_3(.Y(thirdShift3),
                                                                                                                                                                                                                       .IO(secondShift0),
.IO(secondShift1),
.IO(secondShift2),
                                                                                                                                                                                                                                                                                                                             .Il(zeroBit), .S(S[2]));
.Il(zeroBit), .S(S[2]));
.Il(zeroBit), .S(S[2]));
.Il(zeroBit), .S(S[2]));
MUXI_2xl mux_third 3.(YthirdShift3), I

MUXI_2xl mux_third 4.(YthirdShift4), I

MUXI_2xl mux_third 5.(YthirdShift5), I

MUXI_2xl mux_third 5.(YthirdShift6), I

MUXI_2xl mux_third 7.(YthirdShift6), I

MUXI_2xl mux_third 9.(YthirdShift6), I

MUXI_2xl mux_third 9.(YthirdShift6), I

MUXI_2xl mux_third 1.(YthirdShift1),

MUXI_2xl mux_third 1.(YthirdShift2),

MUXI_2xl mux_third 2.(YthirdShift2),

MUXI_2xl mux_third 3.(YthirdShift2),

MUXI_2xl mux_third 3.(YthirdShift2),

MUXI_2xl mux_third 3.(YthirdShift2),
                                                                                                                                                                                                                          IO(secondShift3)
     MUX1_2x1 mux_third_4
                                                                                                                            .Y(thirdShift4)
                                                                                                                                                                                                                          IO(secondShift4)
                                                                                                                                                                                                                                   .IO(secondShift10),
.IO(secondShift11),
                                                                                                                                                                                                                                                                                                                                              .Il(secondShift6), .S(S[2]));
.Il(secondShift7), .S(S[2]));
                                                                                                                                                                                                                                                                                                                                             .Il (secondShift?), .S(S[2]
.Il (secondShift?), .S(S[2]
.Il (secondShift?), .S(S[2]
.Il (secondShift10), .S(S[2]
.Il (secondShift11), .S(S[2]
.Il (secondShift12), .S(S[2]
.Il (secondShift13), .S(S[2]
                                                                                                                                                                                                                                                (secondShift11),

0(secondShift12),

0(secondShift13),

0(secondShift14),

0(secondShift15),

0(secondShift17),
                                                                                                                                                                                                                                                     secondShift18
                                                                                                                                                                                                                                                                                                                                                .Il (secondShift14)
.Il (secondShift15)
                                                                                                                                                                                                                                                  (secondShift19)
                                                                                                                                                                                                                                                                                                                                              .II (secondShift16)
.II (secondShift17)
.II (secondShift17)
.II (secondShift18)
.II (secondShift19)
.II (secondShift20)
.II (secondShift21)
                                                                                                                                                                                                                                                   (secondShift20),
(secondShift21),
                                                                                                                                                                                                                                                   (secondShift22)
(secondShift23)
(secondShift24)
(secondShift25)
                                                                                                                                                                                                                                                   (secondShift26)
                                                                                                                                                                                                                                                                                                                                                  .Il(secondShift22)
                                                                                                                                                                                                                                                  (secondShift27)
                                                                                                                                                                                                                                                                                                                                                .Il (secondShift23)
                                                                                                                                                                                                                                                  (secondShift28),
(secondShift29),
(secondShift30),
(secondShift31).
                                                                                                                                                                                                                                                                                                                                             .Il (secondShift24),
.Il (secondShift25),
.Il (secondShift26),
.Il (secondShift27).
```

```
MUX1_2x1 mux_fourth_0(.Y(fourthShift0), .I0(thirdShift0), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_1(.Y(fourthShift1), .I0(thirdShift1), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_1(.Y(fourthShift2), .I0(thirdShift2), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_3(.Y(fourthShift3), .I0(thirdShift2), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_4(.Y(fourthShift4), .I0(thirdShift3), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_5(.Y(fourthShift4), .I0(thirdShift4), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_6(.Y(fourthShift6), .I0(thirdShift6), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_6(.Y(fourthShift6), .I0(thirdShift6), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_7(.Y(fourthShift7), .I0(thirdShift6), .I1(zero8it), .S(S[3] MUX1_2x1 mux_fourth_7(.Y(fourthShift7), .I0(thirdShift7), .I1(zero8it), .S(S[3]
                                                                                                                                         (fourthShift8)
                                                                                                                                      Y(fourthShift12),
Y(fourthShift13),
Y(fourthShift14),
Y(fourthShift15),
Y(fourthShift16),
Y(fourthShift17),
Y(fourthShift18),
                                                                                                                                                                                                                                                                                                                                               .Il (thirdShift4),
.Il (thirdShift5),
.Il (thirdShift6),
.Il (thirdShift7),
.Il (thirdShift7),
.Il (thirdShift8),
.Il (thirdShift9),
.Il (thirdShift10)
                                                                                                                                                                                                                                             IO(thirdShift13),
IO(thirdShift14),
                                                                                                                                                  fourthShift19)
                                                                                                                                                   fourthShift24)
   MUX1_2x1 mux_fourth_30(.Y(fourthShift30),
MUX1_2x1 mux_fourth_31(.Y(fourthShift31),
      MUX1_2x1 mux_fifth_0(.Y(Y[0]), .I0(fourthShift0), MUX1_2x1 mux_fifth_1(.Y(Y[1]), .I0(fourthShift1), MUX1_2x1 mux_fifth_2(.Y(Y[2]), .I0(fourthShift2), MUX1_2x1 mux_fifth_3(.Y(Y[3]), .I0(fourthShift3),
                                                                                                                                                                                                                                                                                                         .Il(zeroBit), .S(S[4]));
.Il(zeroBit), .S(S[4]));
.Il(zeroBit), .S(S[4]));
.Il(zeroBit), .S(S[4]));
 MOXI_2xl mux_fifth_3:
MOXI_2xl mux_fifth_4:
MOXI_2xl mux_fifth_5:
MOXI_2xl mux_fifth_6:
MOXI_2xl mux_fifth_6:
MOXI_2xl mux_fifth_7:
MOXI_2xl mux_fifth_10:
MOXI_2xl mux_fifth_10:
MOXI_2xl mux_fifth_10:
MOXI_2xl mux_fifth_12:
MOXI_2xl mux_fifth_12:
MOXI_2xl mux_fifth_14:
MOXI_2xl mux_fifth_14:
MOXI_2xl mux_fifth_14:
MOXI_2xl mux_fifth_14:
MOXI_2xl mux_fifth_14:
MOXI_2xl mux_fifth_14:
MOXI_2xl mux_fifth_16:
MOXI_2xl mux_fifth_17:
                                                                                                                                                                                            .IO (fourthShift4)
                                                                                                                                                                                                                                                                                                          .Il(zeroBit), .S(S[4]))
                                                                                                                                                                                              .IO (fourthShift5)
                                                                                                                                                                                                                                                                                                          .Il(zeroBit), .S(S[4]))
.Il(zeroBit), .S(S[4]))
                                                                                                                                                                                              .IO(fourthShift6),
                                                                                                                                                                                                                                                                                                       .Il(zeroBit), .S(5[4]));

.Il(zeroBit), .S(5[4]));

.Il(zeroBit), .S(5[4]));

.Il(zeroBit), .S(5[4]));

.), .Il(zeroBit), .S(5[4])

.), .Il(zeroBit), .S(5[4])
                                                                                                                                                                                                         .IO(fourthShift14)
                                                                                                                                                                                                         .IO(fourthShift15)
                                                                                                                                                                                                                                                                                                                        Il(seroBit), S(S[4])); //il
Il(fourthShift0), S(S[4]);
Il(fourthShift1), S(S[4]));
Il(fourthShift2), S(S[4]));
Il(fourthShift3), S(S[4]));
Il(fourthShift4), S(S[4]));
Il(fourthShift5), S(S[4]));
Il(fourthShift6), S(S[4]));
Il(fourthShift6), S(S[4]));
Il(fourthShift6), S(S[4]));
Il(fourthShift6), S(S[4]));
Il(fourthShift1), S(S[4]));
Il(fourthShift1), S(S[4]);
Il(fourthShift1), S(S[4]);
Il(fourthShift1), S(S[4]);
Il(fourthShift1), S(S[4]);
                                                                                                                                                                                                         .IO(fourthShift16)
     MUXI_2x1 mux_fifth_17(.Y(1/17)

MUXI_2x1 mux_fifth_18(.Y(Y[18))

MUXI_2x1 mux_fifth_19(.Y(Y[18))

MUXI_2x1 mux_fifth_19(.Y(Y[18))

MUXI_2x1 mux_fifth_21(.Y(Y[21))

MUXI_2x1 mux_fifth_21(.Y(Y[21))

MUXI_2x1 mux_fifth_22(.Y(Y[22))

MUXI_2x1 mux_fifth_25(.Y(Y[23))

MUXI_2x1 mux_fifth_26(.Y(Y[28])

MUXI_2x1 mux_fifth_26(.Y(Y[28])

MUXI_2x1 mux_fifth_27(.Y(Y[27])

MUXI_2x1 mux_fifth_27(.Y(Y[27])

MUXI_2x1 mux_fifth_27(.Y(Y[27])

MUXI_2x1 mux_fifth_27(.Y(Y[27])

MUXI_2x1 mux_fifth_27(.Y(Y[28])

MUXI_2x1 mux_fifth_27(.Y(Y[28])
                                                                                                                                                                                                         .IO(fourthShift17)
                                                                                                                                                                                                     .TO (fourthShift17),

.TO (fourthShift18),

.TO (fourthShift19),

.TO (fourthShift20),

.TO (fourthShift21),

.TO (fourthShift22),

.TO (fourthShift23),

.TO (fourthShift25),

.TO (fourthShift25),


.TO (fourthShift26),

.TO (fourthShift27),

.TO (fourthShift27),

.TO (fourthShift27),
                                                                                                                                                                                                          .IO(fourthShift28)
                                                                                                                                                                                                          .IO(fourthShift29)
                                                                                                                                                                                                                                                                                                                            .Il (fourthShift13),
        MUX1_2x1 mux_fifth_30(.Y(Y[30]), .I0(fourthShift30), .I1(fourthShift14), .S(S[4]))
MUX1_2x1 mux_fifth_31(.Y(Y[31]), .I0(fourthShift31), .I1(fourthShift15), .S(S[4]))
```

Barrel shifter (that combines left and right):




(Kaushik Patra, Lab 13, Slide 3)

When LnR is 0 then shift right, else if its 1, shift left.

```
// Shift with control L or R shift
module BARREL_SHIFTER32(Y,D,S, LnR);
// output list
output [31:0] Y;
// input list
input [31:0] D;
input [4:0] S;
input LnR;
// TBD
wire [31:0] Y R;
wire [31:0] Y_L;
//module SHIFT32 L(Y,D,S);
SHIFT32_L shift_left(.Y(Y_L), .D(D), .S(S));
SHIFT32_R shift_right(.Y(Y_R), .D(D), .S(S));
MUX32_2x1 mux(.Y(Y), .IO(Y_R), .I1(Y_L), .S(LnR));
endmodule
```

Barrel shifter which can detect if you're shifting more than 5 times:



(Kaushik Patra, Lab 13, Slide 3)

The point of this shifter is that if you're shifting by more than 32 times you'll just be returned 0 anyway.

```
// 32-bit shift amount shifter
module SHIFT32(Y,D,S, LnR);
 // output list
 output [31:0] Y;
 // input list
 input [31:0] D;
 input [31:0] S;
 input LnR;
 wire sel;
 wire [31:0] res;
 wire or res 5;
 wire or_res_6;
 wire or_res_7;
 wire or_res_8;
 wire or_res_9;
 wire or_res_10;
 wire or_res_ll;
 wire or_res_12;
 wire or_res_13;
 wire or_res_14;
 wire or_res_15;
 wire or_res_16;
 wire or_res_17;
 wire or_res_18;
 wire or_res_19;
 wire or_res_20;
 wire or_res_21;
 wire or_res_22;
 wire or_res_23;
 wire or_res_24;
 wire or_res_25;
 wire or_res_26;
 wire or_res_27;
 wire or res_28;
 wire or res_29;
```

```
//module BARREL_SHIFTER32(Y,D,S, LnR);
58
59
             BARREL_SHIFTER32 shifter(.Y(res), .D(D), .S(S[4:0]), .LnR(LnR));
60
61
             or or5(or_res_5, S[5], S[6]);
             or or6(or_res_6, or_res_5, S[7]);
or or7(or_res_7, or_res_6, S[8]);
or or8(or_res_8, or_res_7, S[9]);
             or or9(or_res_9, or_res_8, S[10]);
or or10(or_res_10, or_res_9, S[11]);
64
65
             or orl1(or_res_11, or_res_10, S[12]);
or orl2(or_res_12, or_res_11, S[13]);
66
67
68
69
70
71
             or orl3(or_res_13, or_res_12, S[14]);
or orl4(or_res_14, or_res_13, S[15]);
             or or15(or_res_15, or_res_14, S[16]);
or or16(or_res_16, or_res_15, S[17]);
72
73
74
75
76
77
78
79
80
81
82
             or or17(or_res_17, or_res_16, S[18]);
or or18(or_res_18, or_res_17, S[19]);
             or or19(or_res_19, or_res_18, S[20]);
or or20(or_res_20, or_res_19, S[21]);
             or or21(or_res_21, or_res_20, S[22]);
or or22(or_res_22, or_res_21, S[23]);
             or or23(or_res_23, or_res_22, S[24]);
or or24(or_res_24, or_res_23, S[25]);
             or or25(or res_25, or res_24, S[26]);
or or26(or res_26, or res_25, S[27]);
             or or27(or_res_27, or_res_26, S[28]);
or or28(or_res_28, or_res_27, S[29]);
             or or29(or_res_29, or_res_28, S[30]);
or or30(sel, or_res_29, S[31]);
84
85
86
87
             MUX32_2x1 mux(.Y(Y), .I0(res), .I1(zero_32), .S(sel));
```

The ors are making S[31:5] into 1 bit. If any of them are 1 then the output should be 0.

Testing (all the shifters):

`timescale lns/lps

```
module barrel_shifter_tb;
wire [31:0] Y_R;
wire [31:0] Y_L;
wire [31:0] Y_Shifter;
wire [31:0] Y_Shifter;
wire [31:0] D_L;
reg [31:0] D_L;
reg [31:0] D_R;
reg [31:0] D_S;
reg [31:0] D_32;
reg [31:0] S_32;
```

endmodule

Test cases (shared by all): D=50, Shift =1, LnR =0 D=500, Shift =2, LnR =0 D=2000, Shift =1, LnR =1 D=2, Shift =20, LnR =1 D=2, Shift =45, LnR =0 D=200, Shift =15, LnR =0

Left:

± - ♦ /barrel_shifter_tb/Y_L	32'd16384	(32'd100	32'd2000	
# /barrel_shifter_tb/D_L		(32'd50	32'd500	
II	5'd13	(5'd1	5'd2	

32'd4000	32'd2097152	32'd16384	32'd6553600
32'd2000	32'd2		32'd200
5'd1	(5'd20	5'd13	5'd15

(For the 5 bit shift registers 45 isn't supported so this case can be ignored. That means every shifter except SHIFTER32.)

32'd1000	(32'd0		
32'd2000	32'd2		32'd200
5'd1	5'd20	5'd13	5'd15

Shifter with options between L and R:

+- /barrel_shifter_tb/S 5'd13	(5'd1	5'd2	
+- /barrel_shifter_tb/Y 32'd0	32'd25	32'd125	
+	32'd50	32'd500	
/barrel shifter tb/LnR 1'd0			

5'd1	5'd20	5'd13	, 5'd15
32'd4000	32'd2097152	32'd0	
32'd2000	32'd2		32'd200

32 bit Shifter:

	(32'd25	32'd125	
∓ – ∜ /barrel_shifter_tb/D 32'd2	(32'd50	32'd500	
∓– /barrel_shifter_tb/S 32'd20	(32'd1	32'd2	
/parrel_shifter_tb/LnR 1'd1			

32'd4000	32'd2097152		32'd0	
32'd2000	32'd2			32'd200
32'd1	32'd20		32'd45	32'd15

Results: Left: 50<<1=100 500<<2=2000 2000<<1=4000 2<<20=2097152 2<<45=((Invalid result based on design))

Right: 50>>1=25 500>>2=125 2000>>1=1000 2>>20=0 2>>45=0


200>>15=0

200<<15=6553600

L and R Shifter: 50>>1=25 500>>2=125 2000<<1=4000 2<<20=2097152 2>>45=0 200>>15=0

32Bit Shifter: 50>>1=25 500>>2=125 2000<<1=4000 2<<20=2097152 2>>45=0 200>>15=0


D. 32 bit AND, NOR, INV, OR




```
// 32-bit AND
module AND32 2x1(Y,A,B);
//output
output [31:0] Y;
 //input
 input [31:0] A;
 input [31:0] B;
 // TBD
 and and0(Y[0], A[0], B[0]);
 and and1(Y[1], A[1], B[1]);
 and and2(Y[2], A[2], B[2]);
 and and3(Y[3], A[3], B[3]);
 and and4(Y[4], A[4], B[4]);
 and and5(Y[5], A[5], B[5]);
 and and6(Y[6], A[6], B[6]);
 and and7(Y[7], A[7], B[7]);
 and and8(Y[8], A[8], B[8]);
 and and9(Y[9], A[9], B[9]);
 and and10(Y[10], A[10], B[10]);
 and and11(Y[11], A[11], B[11]);
 and and12(Y[12], A[12], B[12]);
 and and13(Y[13], A[13], B[13]);
 and and14(Y[14], A[14], B[14]);
 and and15(Y[15], A[15], B[15]);
 and and16(Y[16], A[16], B[16]);
 and and17(Y[17], A[17], B[17]);
 and and18(Y[18], A[18], B[18]);
 and and19(Y[19], A[19], B[19]);
 and and20(Y[20], A[20], B[20]);
 and and21(Y[21], A[21], B[21]);
 and and22(Y[22], A[22], B[22]);
 and and23(Y[23], A[23], B[23]);
 and and24(Y[24], A[24], B[24]);
 and and25(Y[25], A[25], B[25]);
 and and26(Y[26], A[26], B[26]);
 and and27(Y[27], A[27], B[27]);
 and and28(Y[28], A[28], B[28]);
 and and29(Y[29], A[29], B[29]);
 and and30(Y[30], A[30], B[30]);
 and and31(Y[31], A[31], B[31]);
endmodule
```

// 32-bit NOR module NOR32 2x1(Y,A,B); //output output [31:0] Y; //input input [31:0] A; input [31:0] B; // TBD nor nor0(Y[0], A[0], B[0]); nor norl(Y[1], A[1], B[1]); nor nor2(Y[2], A[2], B[2]); nor nor3(Y[3], A[3], B[3]); nor nor4(Y[4], A[4], B[4]); nor nor5(Y[5], A[5], B[5]); nor nor6(Y[6], A[6], B[6]); nor nor7(Y[7], A[7], B[7]); nor nor8(Y[8], A[8], B[8]); nor nor9(Y[9], A[9], B[9]); nor nor10(Y[10], A[10], B[10]); nor nor11(Y[11], A[11], B[11]); nor nor12(Y[12], A[12], B[12]); nor nor13(Y[13], A[13], B[13]); nor nor14(Y[14], A[14], B[14]); nor nor15(Y[15], A[15], B[15]); nor nor16(Y[16], A[16], B[16]); nor nor17(Y[17], A[17], B[17]); nor nor18(Y[18], A[18], B[18]); nor nor19(Y[19], A[19], B[19]); nor nor20(Y[20], A[20], B[20]); nor nor21(Y[21], A[21], B[21]); nor nor22(Y[22], A[22], B[22]); nor nor23(Y[23], A[23], B[23]); nor nor24(Y[24], A[24], B[24]); nor nor25(Y[25], A[25], B[25]); nor nor26(Y[26], A[26], B[26]); nor nor27(Y[27], A[27], B[27]); nor nor28(Y[28], A[28], B[28]); nor nor29(Y[29], A[29], B[29]); nor nor30(Y[30], A[30], B[30]); nor nor31(Y[31], A[31], B[31]); endmodule

(The testing is short so I will do it all together once again.)





(Kaushik Patra, Lab 13, Slide 6)

```
// 32-bit inverter
module INV32 1x1(Y,A);
 //output
 output [31:0] Y;
 //input
 input [31:0] A;
 // TBD
 assign Y = ~A;
 endmodule
```


Implement 32-bit OR A[31:0] -Y[31:0] 32bit NOR 32bit INV B[31:0]-File: logic_32_bit.v 13

(Kaushik Patra, Lab 13, Slide 7)

```
// 32-bit OR
module OR32_2x1(Y,A,B);
 //output
 output [31:0] Y;
 //input
 input [31:0] A;
 input [31:0] B;
 wire [31:0] tempY;
 NOR32_2x1 nor_inst(.Y(tempY),.A(A),.B(B));
 INV32_1x1 inv(.Y(Y), .A(tempY));
 endmodule
```

Testing of 32 bit logic gates:

```
`timescale lns/lps
module logic_32_bit_tb;
 wire [31:0] Y_nor;
wire [31:0] Y_and;
wire [31:0] Y_inv;
 wire [31:0] Y_or;
 reg [31:0] A_nor;
 reg [31:0] A and;
 reg [31:0] A_inv;
reg [31:0] A or;
 reg [31:0] B nor;
 reg [31:0] B_and;
reg [31:0] B_or;
//module NOR32_2x1(Y,A,B);
 //module AND32_2x1(Y,A,B);
//module INV32_1x1(Y,A);
  //module OR32_2x1(Y,A,B);
 //module OR32_2x1(r,A,B);
NOR32_2x1 nor_inst(.Y(Y_nor), .A(A_nor), .B(B_nor));
AND32_2x1 and inst(.Y(Y_and), .A(A_and), .B(B_and));
INV32_1x1 inv_inst(.Y(Y_inv), .A(A_inv));
OR32_2x1 or_inst(.Y(Y_or), .A(A_or), .B(B_or));
begin
 #15 A_nor=10; B_nor=10; A_and=10; B_and=10; A_inv=10; A_or=10; B_or=10; #15 A_nor=4; B_nor=4; A_and=4; B_and=4; A_inv=4; A_or=4; B_or=4; B_or=4;
  #15 A_nor=250; B_nor=100; A_and=1; B_and=10; A_inv=0; A_or=100; B_or=10;
  #15 ;
 end
 endmodule
                                                       NOR:
                                                            32'b11111111111111111111111111111110101
```





AND:



INV:








32'b00000000000000	000000000000000000000000000000000000000	0100
32'b0000000000000	000000000000000000000000000000000000000	0100
32'b0000000000000	000000000000000000000000000000000000000	0100


In each of these cases, you can see that the proper bitwise operations are correct/resulting in the correct values.

E. Multiplexers (forming a 16x1 mux)




(Kaushik Patra, Lab 14, Slide 1)

Each subsequent mux will rely on previous ones so they are easily instantiated. You should test them as you go but I will show the testing after each's implementation.



```
// 32-bit 4x1 mux
module MUX32 4x1(Y, I0, I1, I2, I3, S);
 // output list
 output [31:0] Y;
 //input list
 input [31:0] IO;
 input [31:0] I1;
 input [31:0] I2;
 input [31:0] I3;
 input [1:0] S;
 wire [31:0] mux1_Y;
 wire [31:0] mux2_Y;
 //module MUX32_2x1(Y, I0, I1, S);
MUX32_2x1 mux1(.Y(mux1_Y), .IO(IO), .II(II), .S(S[0]));
MUX32_2x1 mux2(.Y(mux2_Y), .IO(I2), .II(I3), .S(S[0]));
MUX32_2x1 mux3(.Y(Y), .I0(mux1_Y), .I1(mux2_Y), .S(S[1]));
 endmodule
(Kaushik Patra, Lab 14, Slide 2)
// 32-bit 8x1 mux module MUX32_8x1(Y, I0, I1, I2, I3, I4, I5, I6, I7, S);
// output list output [31:0] Y;
//input list
input [31:0] IO;
input [31:0] II;
input [31:0] I2;
input [31:0] I3;
input [31:0] I4;
input [31:0] I5;
input [31:01 I6:
      [31:0] I7;
wire [31:0] mux1_Y;
wire [31:0] mux2_Y;
//module MUX32 4x1(Y, I0, I1, I2, I3, S);
MUX32_2x1 mux3(.Y(Y), .I0(mux1_Y), .I1(mux2_Y), .S(S[2]));
endmodule
```



(Kaushik Patra, Lab 14, Slide 2)

```
// 32-bit 16x1 mux
 module MUX32_16x1(Y, I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15, S);
 // output list
 output [31:0] Y;
 //input list
 input [31:0] IO;
 input [31:0] I1;
 input [31:0] I2;
 input [31:0] I3;
 input [31:0] I4;
 input [31:0] I5;
 input [31:01 I6:
 input [31:0] I7;
 input [31:0] I8;
 input [31:0] I9;
 input [31:0] I10;
 input [31:0] Ill;
 input [31:0] I12;
 input [31:0] I13;
 input [31:0] I14;
 input [31:0] I15;
 input [3:0] S;
 // TBD
wire [31:0] mux1_Y;
wire [31:0] mux2_Y;
 //module MUX32_8x1(Y, 10, 11, 12, 13, 14, 15, 16, 17, S);
MUX32_8x1 mux1.Y(mux1_Y), .10(10), .11(11), .12(12), .13(13), .14(14), .15(15), .16(16), .17(17), .5(S[2:0]));
MUX32_8x1 mux2.(Y(mux2_Y), .10(18), .11(19), .12(110), .13(111), .14(12), .15(13), .16(114), .17(115), .S(S[2:0]));
 MUX32_2x1 mux3(.Y(Y), .I0(mux1_Y), .I1(mux2_Y), .S(S[3]));
            Plain text is as follows, as it is hard to read:
// 32-bit 16x1 mux
module MUX32 16x1(Y, I0, I1, I2, I3, I4, I5, I6, I7,
                   I8, I9, I10, I11, I12, I13, I14, I15, S);
// output list
output [31:0] Y;
//input list
input [31:0] I0;
input [31:0] I1;
input [31:0] I2;
input [31:0] I3;
input [31:0] I4;
input [31:0] I5;
input [31:0] I6;
input [31:0] I7;
input [31:0] I8;
input [31:0] I9;
input [31:0] I10;
input [31:0] I11;
```

input [31:0] I12; input [31:0] I13; input [31:0] I14; input [31:0] I15; input [3:0] S;

wire [31:0] mux1_Y; wire [31:0] mux2_Y;

//module MUX32_8x1(Y, I0, I1, I2, I3, I4, I5, I6, I7, S); MUX32_8x1 mux1(.Y(mux1_Y), .I0(I0), .I1(I1), .I2(I2), .I3(I3), .I4(I4), .I5(I5), .I6(I6), .I7(I7), .S(S[2:0]));

MUX32_8x1 mux2(.Y(mux2_Y), .I0(I8), .I1(I9), .I2(I10), .I3(I11), .I4(I12), .I5(I13), .I6(I14), .I7(I15), .S(S[2:0]));


MUX32 2x1 mux3(.Y(Y), .I0(mux1 Y), .I1(mux2 Y),

// TBD

.S(S[3]);

endmodule

The 32 bit 32x1 isn't used until later, but we will be using it for testing so I will show it now.



(Kaushik Patra, Lab 16, Slide 1)

Testing:

Essentially, you need to be able to put something in every input and then read from those inputs. I would test every multiplexer but since they are telescoping in nature (each one refers to an instance of previous ones,) I can simply test the highest "order" or mux. If you encounter problems you should test them one by one, but I will only show testing of

MUX32_2x1 mux2(.Y(Y_32), .I0(I0_32), .I1(I1_32), .S(S));

```
.I14(I14 16x1), .I15(I15 16x1), .S(S 16x1));
                the 32 bit 16x1 mux.
       `timescale lns/lps
                                                       MUX32 32x1 mux 32(.Y(Y 16x1), .I0(I0 16x1),
       `include "prj_definition.v"
                                                       .I1(I1 16x1), .I2(I2 16x1), .I3(I3 16x1), .I4(I4 16x1),
                                                       .I5(I5 16x1), .I6(I6 16x1), .I7(I7 16x1),
     | module mux tb;
                                                                  .I8(I8 16x1), .I9(I9 16x1), .I10(I10 16x1),
     1//reg SnA;
                                                       .I11(I11 16x1), .I12(I12 16x1), .I13(I13 16x1),
      //wire CO;//, S;
                                                       .I14(I14_16x1), .I15(I15_16x1),
      //wire [31:0] Y;
                                                                  .I16(I16 16x1), .I17(I17 16x1),
      wire Y;
                                                       .I18(I18_16x1), .I19(I19_16x1), .I20(I20_16x1),
      wire [31:0] Y 32;
                                                       .I21(I21 16x1), .I22(I22 16x1), .I23(I23 16x1),
      wire [31:0] Y 16x1;
                                                                  .I24(I24 16x1), .I25(I25 16x1),
                                                       .I26(I26 16x1), .I27(I27 16x1), .I28(I28 16x1),
       reg [31:0] IO 32;
                                                       .I29(I29 16x1), .I30(I30 16x1), .I31(I31 16x1),
       reg [31:0] I1 32;
                                                       .S(S_32x1));
       reg S;
       reg IO, Il;
                                                        initial
                                                        begin
       reg [31:0] IO 16x1;
       reg [31:0] Il 16x1;
                                                        I0_16x1=0;
       reg [31:0] I2 16x1;
                                                        I1_16x1=1;
       reg [31:0] I3 16x1;
                                                        I2_16x1=2;
       reg [31:0] I4 16x1;
                                                        I3_16x1=3;
       reg [31:0] I5 16x1;
                                                        I4_16x1=4;
       reg [31:0] I6 16x1;
                                                        I5_16x1=5;
       reg [31:0] I7 16x1;
                                                        I6_16x1=6;
       reg [31:0] I8 16x1;
                                                        I7_16x1=7;
       reg [31:0] I9 16x1;
                                                        I8_16x1=8;
       reg [31:0] I10 16x1;
                                                        I9 16x1=9;
       reg [31:0] Ill 16x1;
                                                        I10 16x1=10;
       reg [31:0] I12 16x1;
                                                        III 16x1=11;
       reg [31:0] I13 16x1;
                                                        I12 16x1=12;
       reg [31:0] I14 16x1;
                                                        I13 16x1=13;
       reg [31:0] I15_16x1;
                                                        I14 16x1=14;
                                                        I15 16x1=15;
      reg [31:0] I16_16x1;
                                                        I16 16x1=16;
       reg [31:0] I17 16x1;
                                                        I17 16x1=17;
       reg [31:0] I18 16x1;
                                                        I18 16x1=18;
       reg [31:0] I19 16x1;
                                                        I19 16x1=19;
       reg [31:0] I20 16x1;
                                                        I20 16x1=20;
       reg [31:0] I21 16x1;
                                                        I21 16x1=21;
       reg [31:0] I22 16x1;
                                                        I22 16x1=22;
       reg [31:0] I23 16x1;
                                                        I23 16x1=23;
       reg [31:0] I24 16x1;
                                                        I24 16x1=24;
       reg [31:0] I25 16x1;
                                                        I25 16x1=25;
       reg [31:0] I26_16x1;
                                                        I26 16x1=26;
       reg [31:0] I27_16x1;
                                                        I27 16x1=27;
      reg [31:0] I28_16x1;
                                                        I28 16x1=28;
      reg [31:0] I29 16x1;
                                                        I29 16x1=29;
      reg [31:0] I30 16x1;
                                                        I30 16x1=30;
                                                        I31_16x1=31;
reg [31:0] I31_16x1;
reg [3:0] S_16x1;
reg [4:0] S_32x1;
// module MUX32_2x1(Y, I0, I1, S);
// module MUX1_2x1(Y,I0, I1, S);
MUX1_2x1 mux1(.Y(Y), .I0(I0), .I1(I1), .S(S));
```

//MUX32 16x1 mux 16(.Y(Y 16x1), .I0(I0 16x1),

.I9(I9 16x1), .I10(I10 16x1), .I11(I11 16x1),

.15(15 16x1),


.I1(I1 16x1), .I2(I2 16x1), .I3(I3 16x1), .I4(I4 16x1),

.I12(I12_16x1), .I13(I13_16x1),

.I6(I6_16x1), .I7(I7_16x1), .I8(I8_16x1),


```
$5 S_32x1 = 0;
$5 S 32x1 = 1
$5 S 32x1 = 2
$5 S 32x1 = 3
$5 S 32x1 = 4
$5 S 32x1 = 5
$5 S 32x1 = 6
#5 S 32x1 = 7
$5 S_32x1 = 8
$5 S_32x1 = 9 ;
#5 S_32x1 = 10 ;
#5 S_32x1 = 11 ;
#5 S_32x1 = 12
#5 S 32x1 = 13
#5 S 32x1 = 14
#5 S 32x1 = 15
#5 S 32x1 = 16
#5 S 32x1 = 17
#5 S 32x1 = 18
#5 S 32x1 = 19
#5 S 32x1 = 20
#5 S 32x1 = 21 ;
#5 S 32x1 = 22
#5 S 32x1 = 23
#5 S_32x1 = 24 ;
$5 S_32x1 = 25
#5 S_32x1 = 26 ;
#5 S 32x1 = 27
#5 S_32x1 = 28 ;
#5 S_32x1 = 29 ;
#5 S_32x1 = 30 ;
#5 S_32x1 = 31 ;
end
```

Since each input simply holds the value of its index and we're incrementing by one each time, I am omitting the input registers from the waveform.



The timeline is on the last test case and you can see that the value of 31 (32nd input) exists.

F. Assembling the ALU



(Kaushik Patra, Lab 14, Slide 3)

```
`include "prj_definition.v"
module ALU(OUT, ZERO, OP1, OP2, OPRN);
// input list
input [`DATA_INDEX_LIMIT:0] OP1; // operand 1
input [`DATA_INDEX_LIMIT:0] OP2; // operand 2
input ['ALU_OPRN_INDEX_LIMIT:0] OPRN; // operation code
// output list
output [`DATA_INDEX_LIMIT:0] OUT; // result of the operation.
output ZERO;
wire [31:0] nor_res;
wire [31:0] or_res;
     [31:0] and_res;
wire [31:0] add_sub_res;
wire [31:0] shifter_res;
wire [31:0] mul_res;
wire [31:0] mul high:
wire [31:0] add_sub_2;
wire CO;
wire [31:0] n; //place holder, n for nothing
//making SnA
wire one_bit_and_res;
wire inv_res;
wire SnA:
```

```
wire nor res 0;
wire nor res 1;
wire nor res 2;
wire nor res 3;
wire nor res 4;
wire nor res 5;
wire nor res 6;
wire nor res 7;
wire nor_res_8;
wire nor res 9;
wire nor res 10;
wire nor res 11;
wire nor_res_12;
wire nor_res_13;
wire nor_res_14;
wire nor_res_15;
wire nor_res_16;
wire nor_res_17;
wire nor_res_18;
wire nor_res_19;
wire nor res 20;
wire nor res 21;
wire nor res 22;
wire nor res 23;
wire nor res 24;
wire nor res 25;
wire nor res 26;
wire nor res 27;
wire nor res 28;
wire nor res 29;
wire nor res 30;
```

```
Making SnA:

and and 1 (one bit and res, OPRN[3], OPRN[0]);
assign inv_res = "OPRN[0];
or or_1 (SnA, one bit and res, inv_res);

MULT32 mult(.HI (mul_high), .LO (mul_res), .A(OP1), .B(OP2));
SHIFT32 shifter(.Y(shifter_res), .D(OP1), .S(OP2), .LnR(OPRN[0]));
RC_ADD_SUB_32 add_sub(.Y(add_sub_res), .CO(CO), .A(OP1), .B(OP2));
AND32_2x1 nor_inst(.Y(nor_res), .A(OP1), .B(OP2));
AND32_2x1 and_inst(.Y(and_res), .A(OP1), .B(OP2));
OR32_2x1 or_inst(.Y(or_res), .A(OP1), .B(OP2));


(plain text for mux):

MUX32_16x1 mux(.Y(OUT), .IO(n), .I1(add_sub_res),
.I2(add_sub_res), .I3(mul_res), .I4(shifter_res),
.I5(shifter_res), .I6(and_res), .I7(or_res), .I8(nor_res),
.I9(add_sub_2), .I1O(n), .I11(n), .I12(n), .I13(n), .I14(n),
.I15(n), .S(OPRN[3:0]));
```

Turning result into 1 bit and checking if any bit is 1. If all bits are 0 then set ZERO to 1.

```
//nor nor_1(nor_res_1, nor_res_0, OUT[2]);
//entire lower block was nors before
or nor0(nor_res_0, OUT[0], OUT[1]);
or norl(nor res 1, nor res 0, OUT[2]);
or nor2(nor_res_2, nor_res_1, OUT[3]);
or nor3(nor_res_3, nor_res_2, OUT[4]);
or nor4(nor_res_4, nor_res_3, OUT[5]);
or nor5(nor_res_5, nor_res_4, OUT[6]);
or nor6(nor_res_6, nor_res_5, OUT[7]);
or nor7(nor_res_7, nor_res_6, OUT[8]);
or nor8(nor_res_8, nor_res_7, OUT[9]);
or nor9(nor res 9, nor res 8, OUT[10]);
or nor10 (nor_res_10, nor_res_9, OUT[11]);
or norl1(nor_res_11, nor_res_10, OUT[12]);
or nor12(nor_res_12, nor_res_11, OUT[13]);
or nor13(nor_res_13, nor_res_12, OUT[14]);
or nor14(nor_res_14, nor_res_13, OUT[15]);
or nor15(nor_res_15, nor_res_14, OUT[16]);
or nor16(nor_res_16, nor_res_15, OUT[17]);
or nor17(nor_res_17, nor_res_16, OUT[18]);
or nor18 (nor_res_18, nor_res_17, OUT[19]);
or nor19(nor_res_19, nor_res_18, OUT[20]);
or nor20 (nor_res_20, nor_res_19, OUT[21]);
or nor21(nor_res_21, nor_res_20, OUT[22]);
or nor22(nor_res_22, nor_res_21, OUT[23]);
or nor23(nor_res_23, nor_res_22, OUT[24]);
or nor24(nor_res_24, nor_res_23, OUT[25]);
or nor25(nor_res_25, nor_res_24, OUT[26]);
or nor26(nor_res_26, nor_res_25, OUT[27]);
or nor27 (nor_res_27, nor_res_26, OUT[28]);
or nor28 (nor res 28, nor res 27, OUT [29]);
or nor29(nor_res_29, nor_res_28, OUT[30]);
or nor30 (nor_res_30, nor_res_29, OUT[31]);
assign ZERO = ~nor_res_30; // just not the result bit
endmodule
```

Testing: You need to check that every operation works properly.



(Kaushik Patra, Lab 14, Slide 3)

Simply drive OPRN with the corresponding opcodes and verify that A(operation)B is correct.

```
timescale lns/lps
 include "prj_definition.v"
module alu_tb;
wire zero;
wire [31:0] out;
reg [31:0] op2;
reg [31:0] op1;
reg ['ALU_OPRN_INDEX_LIMIT:0] oprn;
  / module ALU(OUT, ZERO, OP1, OP2, OPRN);
ALU alu(.OUT(out), .ZERO(zero), .OP1(op1), .OP2(op2), .OPRN(oprn));
begin
op1 = 5000; op2 = 5000; oprn = 1;
#5 op1 = 15; op2 = 15; oprn = 2; // sub
#5 op1 = 15; op2 = 5; oprn = 3; // mul
#5 op1 = 15; op2 = 5; oprn = 4; // shift R
#5 op1 = 15; op2 = 5; oprn = 5; // shift L
#5 op1 = 15; op2 = 5; oprn = 6; // and
#5 op1 = 15; op2 = 5; oprn = 7; // or
#5 op1 = 15; op2 = 5; oprn = 8; // nor
#5 op1 = 15; op2 = 5; oprn = 9; // slt
end
```

Test cases: 5000+5000=10000 15-15=0 (ZERO == 1) 15x5=75 15>>5=0 (ZERO == 1) 15<<5=480

(and, or, and nor are better seen in the waveform) 15<5=0

<pre>/alu_tb/zero</pre>	1'd1					
	32'd0	32'd10000	32'd0	32'd75	32'd0	
	32'd5	(32'd5000	32'd15	32'd5		
	32'd15	32'd5000	32'd15			
/alu_tb/oprn	6'd4	(6'd1	6'd2	6'd3	6'd4	
-						

shift left: 32'd480 32'd5 32'd15 6'd5


and:

32'b000000000	00000000000000	00000000101
32'b000000000	0000000000000	00000000101
32'b000000000	0000000000000	00000001111
6'd6		

or:
32'b0000000000000000000000000000001111
32'b00000000000000000000000000001111
6'd7


	nor:						
	32b11111111		11111110000				
32't	0000000000000	00000000000000	0000101				
5 <u>21</u>	00000000000000	000000000000000000000000000000000000000	0001111				
	(6'd8						

slt:



With the ALU working, we now move on to the register file.

II. REGISTER FILE ASSEMBLY AND TESTING




(Kaushik Patra, Lab 16, Slide 4)

The register file will act as the temporary storage used for operations and other intermediary storage/processes.

We need a 5x32 line decoder (this is similar to the

we need a 5x32 line decoder (this is similar to the multiplexers in the telescoping nature so it can also be tested at the topmost level to test all of them. You, of course, may want to test every step of the way) and 32bit registers. At this point the 32x1 muxs would be new/should be done but I have already covered them in the ALU's mux section.

A. Registers



(Kaushik Patra, Lab 15, Slide 1)

```
1// 1 bit SR latch
 // Preset on nP=0, nR=1, reset on nP=1, nR=0;
 // Undefined nP=0, nR=0
-// normal operation nP=1, nR=1
I module SR LATCH(Q,Qbar, S, R, C, nP, nR);
 input S, R, C;
 input nP, nR;
 output Q,Qbar;
 // TBD
 wire SRes;
 wire RRes;
 nand nandl (SRes, S, C);
 nand nand2 (RRes, C, R);
 nand nand3(Q, Qbar, SRes);
 nand nand4 (Qbar, Q, RRes);
 endmodule
```

Testing: (I will not be doing it all at once as there are many different things with different purposes within the test file)

```
`timescale lns/lps
           `include "prj definition.v"
          module logic tb;
          reg S, R, C;
          reg nP, nR;
          wire Q,Qbar;
          wire D_Latch_Q, D_Latch_Qbar;
          reg D_Latch_D, D_Latch_C;
          wire FF_Q, FF_Qbar;
          reg FF_D, FF_C, FF_nP, FF_nR;
          reg reg_L;
          wire reg_Q;
          wire [31:0] D;
          reg [4:0] I;
          //wire [3:0] D;
          //reg [1:0] I;
          wire [31:0] Q 32;
          reg CLK, LOAD;
          reg [31:0] D 32;
          reg RESET;
//module REG32(Q, D, LOAD, CLK, RESET);

//module SR_LATCH(Q, Obar, S, R, C, nP, nR);

//module D_LATCH(Q, Obar, D, C, nP, nR);

//module D_FF(Q, Obar, D, C, nP, nR);

//module REG1(Q, Obar, D, L, C, nP, nR);

SR_LATCH sr_latch(-Q(Q), Obar(Obar), .5(5), .R(R), .C(C), .nP(nP), .nR(nR));

D_LATCH d_Latch(-Q(D, Lotch Obar), .D(D_Latch Obar), .D(D_Latch D), .C(D_Latch C), .nP(nP), .nR(nR));


D_FF flip_flop(-Q(FF_Q), .Obar(FF_QObar), .D(FF_D), .C(FF_C), .nP(FF_nP), .nR(FF_nR));
DECODER_5x32 decoder_5x32(.D(D),.I(I));
```

Things are commented out/in as needed.


```
#5 S=1; C=1; R=0; // D
#5 S=0; C=1; R=1; //D
#5 S=1; C=0; R=0; //D
//#5 S=0; C=1; R=0;
#5 ;//S=0; C=1; R=0;
```

I did not bother with implementing nP or nR for this module, I simply handled that within the flip flop.

Waveform:



All we have to test is if S will set Q to 1 when C is 1 as well as test if Q will equal zero when C == 1, S==0, and R ==1. Every other condition is a race condition or we don't care about it.



(Kaushik Patra, Lab 15, Slide 2)

```
□ // 1 bit D latch
 // Preset on nP=0, nR=1, reset on nP=1, nR=0;
 // Undefined nP=0, nR=0
 // normal operation nP=1, nR=1
module D_LATCH(Q, Qbar, D, C, nP, nR);
  input D, C;
  input nP, nR;
  output Q, Qbar;
 // TBD
  wire DRes;
  wire RRes;
  wire R;
  assign R = ~D;
  nand nandl (DRes, D, C);
 nand nand2 (RRes, C, R);
 nand nand3(Q, Qbar, DRes);
 nand nand4 (Qbar, Q, RRes);
  endmodule
```

The bottom of the schematic will be the "R" side as in the flip-flop and SR latch.

(Slight modification to test was made, changes are as such:)

```
/*
#5 S=1; C=1; R=0;
#5 S=0; C=1; R=1;
#5 S=1; C=0; R=0; */


#5 D_Latch_C=1; D_Latch_D=1;
#5 D_Latch_C=0; D_Latch_D=0;


#5 D_Latch_C=0; D_Latch_D=0;

//#5 FF_D=1; FF_C=1; FF_nR=0; FF_nP=0; reg_L =1;
//#5 FF_D=0; FF_C=1; FF_nR=0; FF_nP=1; reg_L=1;
//#5 FF_D=1; FF_C=0; FF_nR=1; FF_nP=1; reg_L=0;
//#5 S=0; C=1; R=0;
#5 ;//S=0; C=1; R=0;
```


Test cases shown above Waveform:







The only cases we need this time are:



(Kaushik Patra, Lab 15, Slide 3)

((You should actually properly use the SR-Latch and D-Latch that were made by taking advantage of the extra parameters nP and nR and a 3 input nand. I wasn't aware of the three input nand and didn't notice the extra parameters. So, I re-implemented the SR-Latch and D-Latch in my Flip-Flop. Regardless, my instantiation works.))

```
1// 1 bit flipflop +ve edge,
 // Preset on nP=0, nR=1, reset on nP=1, nR=0;
 // Undefined nP=0, nR=0
-// normal operation nP=1, nR=1
] module D_FF(Q, Qbar, D, C, nP, nR);
 input D, C;
 input nP, nR;
 output Q, Qbar;
 // TBD
 wire DRes;
 wire CRes;
 wire PRes;
 wire RRes;
 wire Dnot;
 wire Cnot;
 wire D_Latch_Q, D_Latch_QBar;
 assign Dnot = ~D;
 assign Cnot = ~C;
```

```
wire SR_DRes, SR_CRes;
wire SR_PRes, SR_RRes;


nand nand1 (DRes, D, C);
nand nand2 (CRes, C, Dnot);

and and1 (PRes, DRes, nP);
nand nand3 (D_Latch_Q, D_Latch_Qbar, PRes);
and and2 (RRes, nR, CRes);
nand nand4 (D_Latch_Qbar, D_Latch_Q, RRes);

nand nand5 (SR_DRes, D_Latch_Q, Cnot);
nand nand6 (SR_CRes, D_Latch_Qbar, Cnot);
and and3 (SR_PRes, SR_DRes, nP);
nand nand7 (Q, SR_PRes, Qbar);
and and4 (SR_RRes, SR_CRes, nR);
nand nand8 (Qbar, SR_RRes, Q);
```


endmodule


Testing: Truth table:




(Kaushik Patra, Lab 15, Slide 2)

```
#5 FF_D=1; FF_C=1; FF_nR=0; FF_nP=0; reg_L =1;
#5 FF_D=0; FF_C=1; FF_nR=0; FF_nP=1; reg_L =1;
#5 FF_D=1; FF_C=1; FF_nR=1; FF_nP=1; reg_L =0;
#5 FF_D=1; FF_C=0; FF_nR=0; FF_nP=0; reg_L =1;
#5;
```





1 bit Register:



(Kaushik Patra, Lab 15, Slide 3)


```
// 1 bit register +ve edge,
// Preset on nP=0, nR=1, reset on nP=1, nR=0;
// Undefined nP=0, nR=0
// normal operation nP=1, nR=1
module REGI(Q, Qbar, D, L, C, nP, nR);
input D, C, L;
input nP, nR;
output Q,Qbar;
// TBD
wire selectedD;
MUX1_2x1 mux(.Y(selectedD), .IO(Q), .II(D), .S(L));
D_FF flip_flop(.Q(Q), .Qbar(Qbar), .D(selectedD), .C(C), .nP(nP), .nR(nR));
endmodule


//DECODER_2x4 D_2x4(.D(D[3:0]), .I(I[1:0]));
REGI single_reg(.Q(reg_Q), .Qbar(FF_Qbar), .D(FF_D), .L(reg_L), .C(FF_C), .nP(FF_nP), .nR(FF_nR));
//REG32 reg_52(.Q(Q_52), .D(D_52), .LOAD(LOAD), .CLK(CLK), .RESET(RESETT));
```


REG1 single_reg(.Q(reg_Q), .Qbar(FF_Qbar), .D(FF_D), .L(reg_L), .C(FF_C), .nP(FF_nP), .nR(FF_nR));

```
#5 FF_D=1; FF_C=1; FF_nR=0; FF_nP=0; reg_L =1;
#5 FF_D=0; FF_C=1; FF_nR=0; FF_nP=1; reg_L =1;
#5 FF_D=1; FF_C=1; FF_nR=1; FF_nP=1; reg_L =0;
#5 FF_D=1; FF_C=0; FF_nR=0; FF_nP=0; reg_L =1;
#5;
```

Same test cases since the only change is a mux was added to make a register.








Essentially, so far, we have just been constructing the ability to store one bit of data and output it (as Q). Now we can create 32 registers in series to form a 32 bit register

32-bit Register:



(Kaushik Patra, Lab 14, Slide 4)

```
// 32-bit registere +ve edge, Reset on RESET=0
module REG32(Q, D, LOAD, CLK, RESET);
           output [31:0] Q;
             input CLK, LOAD;
                input [31:0] D;
                input RESET;
                // TBD
           wire one;
             wire [31:0] Qbar;
                assign one = 1'bl;
                              REG1 reg1(.Q(Q[1]),
REG1 reg2(.Q(Q[2]),
                                                                                                                                                                                               .Qbar(Qbar[1]),
.Qbar(Qbar[2]),
                                                                                                                                                                                                                                                                                                                            .D(D[1]),
.D(D[2]),
                                                                                                                                                                                                                                                                                                                                                                                                             .L(LOAD)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             .C(CLK),
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .nP(one),
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 .nR(RESET));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .nP(one),
                                                                                                                                                                                                    Qbar (Qbar [3]
                                                                                                                                                                                                    Qbar (Qbar [4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .nP(one),
                         REG1 reg5(.Q(0[5]), REG1 reg5(.Q(0[6]), REG1 reg7(.Q(0[7])), REG1 reg7(.Q(0[7])), REG1 reg1(.Q(0[0])), REG1 reg1(.Q(0[0])), REG1 reg1(.Q(0[0])), REG1 reg1(.Q(0[11]), REG1 reg1(.Q(0[12])), REG1 reg1(.Q(0[12])), REG1 reg1(.Q(0[14])), REG1 reg1(.Q(0[14])), REG1 reg1(.Q(0[16])), REG1 reg1(.Q(0[16])), REG1 reg1(.Q(0[18])), REG1 reg1(.Q(0[18])), REG1 reg1(.Q(0[18])), REG1 reg2(.Q(0[22])), REG1 reg2(.Q(0[22]), REG1 reg2(.Q(0[22])), REG1 reg2(.Q(0[23])), REG1 reg2(.Q(0[23])), REG1 reg2(.Q(0[27]), REG1 reg2(.Q(0[27])), REG1 reg2(.Q(0[27])), REG1 reg2(.Q(0[27])), REG1 reg2(.Q(0[27])), REG1 reg2(.Q(0[28])), REG1 reg3(.Q(0[28])), REG1 reg3(.Q(0[30])), REG1 reg3(.Q
                                                                                                                                                                                                    .Qbar(Qbar[6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .nP(one),
                                                                                                                                                                                                    Qbar (Qbar
                                                                                                                                                                                               . Obar (Obar )
. Obar
```

In case it's hard to see: Sample plain text:

REG1 reg0(.Q(Q[0]), .Qbar(Qbar[0]), .D(D[0]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg1(.Q(Q[1]), .Qbar(Qbar[1]), .D(D[1]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg2(.Q(Q[2]), .Qbar(Qbar[2]), .D(D[2]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg3(.Q(Q[3]), .Qbar(Qbar[3]), .D(D[3]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg4(.Q(Q[4]), .Qbar(Qbar[4]), .D(D[4]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg5(.Q(Q[5]), .Qbar(Qbar[5]), .D(D[5]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg6(.Q(Q[6]), .Qbar(Qbar[6]), .D(D[6]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET)); REG1 reg6(.Q(Q[6]), .Qbar(Qbar[6]), .D(D[6]), .L(LOAD), .C(CLK), .nP(one), .nR(RESET));

Testing: REG32 reg_32(.Q(Q_32), .D(D_32), .LOAD(LOAD), .CLK(CLK), .RESET(RESET)); //module instance initial begin


```
#15 LOAD = 0; CLK=1; D_32 = 50; RESET = 1;
#15 LOAD = 0; CLK=0; D_32 = 50; RESET = 1;
#15 LOAD = 1; CLK=1; D_32 = 500; RESET = 0;
#15 LOAD = 0; CLK=0; D_32 = 1500; RESET = 1;
#15 LOAD = 0; CLK=1; D_32 = 500000000; RESET = 1;
#15 LOAD = 0; CLK=1; D_32 = 50; RESET = 1;
#15 LOAD = 1; CLK=0; D_32 = 50; RESET = 0;
#15 LOAD = 1; CLK=1; D_32 = 50000; RESET = 1;
#15 LOAD = 0; CLK=1; D_32 = 50000; RESET = 1;
#15 LOAD = 0; CLK=0; D_32 = 9000; RESET = 1;
```

(Kaushik Patra, Lab 16, Slide 2)

A line decoder simply gives every single combination of bits. For our purpose, we will be using it to select which register file should be written into. We need a 5x32 line decoder but to create a 5x32 we will make intermediaries to make the job much simpler.



	32'd50000	32'd0	32'd50000
/logic_tb/CLK	1'd0		
/logic_tb/LOAD III— /logic_tb/D_32	1'd0 32'd9000	32'd50000	I 32'd9000
/logic_tb/RESET	-1'd1	32030000	3209000




32'd0			32'd50000	Ī
				_
32'd50000			32'd9000	
				1

My test doesn't have a real clock so I'm only showing some examples of the value being updated on the positive edge of the clock.

For more testing of the 32 bit registers we can check the register_file_tb.v later. (It actually has a timing issue on the 32nd bit but more on that later.)

Line decoders:




```
// 2x4 Line decoder
]module DECODER_2x4(D,I);
// output
output [3:0] D;
// input
input [1:0] I;

wire IO_not, Il_not;
assign IO_not = ~I[0];
assign Il_not = ~I[1];


// TBD
and and0(D[0], IO_not, Il_not);
and and1(D[1], I[0], Il_not);
and and2(D[2], IO_not, I[1]);
and and3(D[3], I[0], I[1]);
endmodule
```

Due to the telescoping nature of the decoder, I will only show the testing of the 5x32 decoder. So, the testing section will come later.




(Kaushik Patra, Lab 16, Slide 2)

```
// 3x8 Line decoder
| module DECODER 3x8(D,I);
 // output
 output [7:0] D;
 // input
 input [2:0] I;
 //TBD
 wire [3:0] tempD;
 wire I2 Not;
 assign I2 Not = ~I[2];
 DECODER_2x4 D_2x4(.D(tempD),.I(I[1:0]));
 and and0(D[0], tempD[0], I2_Not);
 and and1(D[1], tempD[1], I2 Not);
 and and2(D[2], tempD[2], I2 Not);
 and and3(D[3], tempD[3], I2_Not);
 and and4(D[4], tempD[0], I[2]);
 and and5(D[5], tempD[1], I[2]);
 and and6(D[6], tempD[2], I[2]);
 and and7(D[7], tempD[3], I[2]);
 endmodule
```



(Kaushik Patra, Lab 16, Slide 3)

```
// 4x16 Line decoder
| module DECODER_4x16(D,I);
 // output
 output [15:0] D;
 // input
 input [3:0] I;
 // TBD
 wire [7:0] tempD;
 wire I3 Not;
 assign I3 Not = ~I[3];
 DECODER 3x8 D 3x8(.D(tempD), .I(I[2:0]));
 and and0(D[0], tempD[0], I3 Not);
 and and1(D[1], tempD[1], I3 Not);
 and and2(D[2], tempD[2], I3_Not);
 and and3(D[3], tempD[3], I3 Not);
 and and4(D[4], tempD[4], I3 Not);
 and and5(D[5], tempD[5], I3 Not);
 and and6(D[6], tempD[6], I3 Not);
 and and7(D[7], tempD[7], I3 Not);
 and and8(D[8], tempD[0], I[3]);
 and and9(D[9], tempD[1], I[3]);
 and and10(D[10], tempD[2], I[3]);
 and and11(D[11], tempD[3], I[3]);
 and and12(D[12], tempD[4], I[3]);
 and and13(D[13], tempD[5], I[3]);
 and and14(D[14], tempD[6], I[3]);
 and and15(D[15], tempD[7], I[3]);
 endmodule
```



(Kaushik Patra, Lab 16, Slide 3)

```
// 5x32 Line decoder
module DECODER 5x32(D,I);
// output
output [31:0] D;
// input
input [4:0] I;
// TBD
wire [15:0] tempD;
wire I4_Not;
assign I4_Not = ~I[4];
DECODER_4x16 D_4x8(.D(tempD),.I(I[3:0]));
and and0(D[0], tempD[0], I4 Not);
and and1(D[1], tempD[1], I4 Not);
and and2(D[2], tempD[2], I4 Not);
and and3(D[3], tempD[3], I4 Not);
and and4(D[4], tempD[4], I4_Not);
and and5(D[5], tempD[5], I4_Not);
and and6(D[6], tempD[6], I4_Not);
and and7(D[7], tempD[7], I4_Not);
and and8(D[8], tempD[8], I4 Not);
and and9(D[9], tempD[9], I4 Not);
and and10(D[10], tempD[10], I4_Not);
and and11(D[11], tempD[11], I4_Not);
and and12(D[12], tempD[12], I4_Not);
and and13(D[13], tempD[13], I4_Not);
and and14(D[14], tempD[14], I4_Not);
and and15(D[15], tempD[15], I4_Not);
and and16(D[16], tempD[0], I[4]);
and and17(D[17], tempD[1], I[4]);
and and18(D[18], tempD[2], I[4]);
and and19(D[19], tempD[3], I[4]);
and and20(D[20], tempD[4], I[4]);
and and21(D[21], tempD[5], I[4]);
and and22(D[22], tempD[6], I[4]);
and and23(D[23], tempD[7], I[4]);
and and24(D[24], tempD[8], I[4]);
and and25(D[25], tempD[9], I[4]);
and and26(D[26], tempD[10], I[4]);
and and27(D[27], tempD[11], I[4]);
and and28(D[28], tempD[12], I[4]);
and and29(D[29], tempD[13], I[4]);
and and30(D[30], tempD[14], I[4]);
and and31(D[31], tempD[15], I[4]);
```


endmodule

Testing:
DECODER_5x32 decoder_5x32(.D(D),.I(I)); //module instance

All we need to do to test is check if the bit selected by I becomes 1.


```
83
        #5 I = 0 ;
        #5 I = 1 ;
84
85
        #5 I = 2 ;
        #5 I = 3 ;
86
        #5 I = 4 ;
87
        #5 I = 5 ;
88
        #5 I = 6;
89
        #5 I = 7;
90
        #5 I = 8 ;
91
        #5 I = 9 ;
92
93
        #5 I = 10 ;
94
        #5 I = 11 ;
95
        #5 I = 12 ;
        #5 I = 13 ;
96
97
        #5 I = 14;
98
      #5 I = 15 ;
```


This continues until I == 31. I have cut off the remaining instances.




Here we can see that D[0] == 1 when I == 0.

I will only show D's bit changing as the image would be too large and hard to see if I try to capture I as well.






Here we can see an overview of the bit changing at every step.




Here is the climb to D[31].



With this we can see that every sub-instance of the decoder works as every possible bit can be activated. (For those recreating this and still skeptical: simply drive the sub-

Register File:



Now we have every subcomponent created so all we have to do is assemble and make intermediate variables.

```
wire [31:0] Data 0;
            wire [31:0] Data 1;
            wire [31:0] Data_2;
            wire [31:0] Data_3;
            wire [31:0] Data 4;
            wire [31:0] Data 5;
            wire [31:0] Data 6;
            wire [31:0] Data 7;
            wire [31:0] Data 8;
            wire [31:0] Data 9;
            wire [31:0] Data_10;
            wire [31:0] Data_11;
            wire [31:0] Data_12;
            wire [31:0] Data_13;
            wire [31:0] Data_14;
            wire [31:0] Data_15;
            wire [31:0] Data 16;
            wire [31:0] Data 17;
            wire [31:0] Data 18;
            wire [31:0] Data 19;
            wire [31:0] Data 20;
            wire [31:0] Data 21;
            wire [31:0] Data 22;
            wire [31:0] Data_23;
            wire [31:0] Data_24;
            wire [31:0] Data 25;
            wire [31:0] Data_26;
            wire [31:0] Data 27;
            wire [31:0] Data 28;
            wire [31:0] Data_29;
            wire [31:0] Data_30;
            wire [31:0] Data 31;
wire [31:0] Read Data 0;
wire [31:0] Read Data 1;
wire [31:0] HiZ;
assign HiZ = 32'bZ;
//module REG32(Q, D, LOAD, CLK, RESET);
DECODER_5x32 decoder_5x32(.D(D),.I(ADDR_W));
```

```
.I15(Data_15),
                                                                                               .I16(Data 16), .I17(Data 17), .I18(Data 18),
                                                                              .I19(Data 19), .I20(Data 20), .I21(Data 21), .I22(Data 22),
       and and0(L[0], D[0], WRITE);
       and andl(L[1], D[1], WRITE);
                                                                                               .I24(Data 24), .I25(Data 25), .I26(Data 26),
       and and2(L[2], D[2], WRITE);
                                                                              .I27(Data 27), .I28(Data 28), .I29(Data 29), .I30(Data 30),
       and and3(L[3], D[3], WRITE);
                                                                              .I31(Data 31), .S(ADDR R1));
       and and4(L[4], D[4], WRITE);
       and and5(L[5], D[5], WRITE);
                                                                              MUX32 32x1 mux 32 1(.Y(Read Data 1), .I0(Data 0),
       and and6(L[6], D[6], WRITE);
                                                                              .I1(Data 1), .I2(Data 2), .I3(Data 3), .I4(Data 4),
       and and7(L[7], D[7], WRITE);
                                                                              .I5(Data_5), .I6(Data_6), .I7(Data_7),
       and and8(L[8], D[8], WRITE);
                                                                                               .I8(Data 8), .I9(Data 9), .I10(Data 10),
       and and9(L[9], D[9], WRITE);
                                                                              .II1(Data 11), .II2(Data 12), .II3(Data 13), .II4(Data 14),
       and and10(L[10], D[10], WRITE);
                                                                              .I15(Data 15),
       and and11(L[11], D[11], WRITE);
                                                                                               .I16(Data 16), .I17(Data 17), .I18(Data 18),
       and and12(L[12], D[12], WRITE);
                                                                              .I19(Data_19), .I20(Data_20), .I21(Data_21), .I22(Data_22),
       and and13(L[13], D[13], WRITE);
                                                                              .I23(Data 23),
       and and14(L[14], D[14], WRITE);
                                                                                               .I24(Data_24), .I25(Data_25), .I26(Data_26),
       and and15(L[15], D[15], WRITE);
                                                                              .I27(Data 27), .I28(Data 28), .I29(Data 29), .I30(Data 30),
       and and16(L[16], D[16], WRITE);
                                                                              .I31(Data_31), .S(ADDR_R2));
       and and17(L[17], D[17], WRITE);
       and and18(L[18], D[18], WRITE);
       and and19(L[19], D[19], WRITE);
                                                                              MUX32_2x1 mux0(.Y(DATA_R1), .I0(HiZ), .I1(Read_Data_0), .S(READ));
MUX32_2x1 mux1(.Y(DATA_R2), .I0(HiZ), .I1(Read_Data_1), .S(READ));
       and and20(L[20], D[20], WRITE);
       and and21(L[21], D[21], WRITE);
                                                                               endmodule
       and and22(L[22], D[22], WRITE);
       and and23(L[23], D[23], WRITE);
       and and24(L[24], D[24], WRITE);
       and and25(L[25], D[25], WRITE);
       and and26(L[26], D[26], WRITE);
                                                                               The testbench was created by Kaushik Patra and no further
       and and27(L[27], D[27], WRITE);
                                                                                code posted will be from me. (Due to lack of time, I have
       and and28(L[28], D[28], WRITE);
                                                                               only gotten as far as the register file.v implementation and
       and and29(L[29], D[29], WRITE);
                                                                                 the control unit will only be discussed from a theoretical
       and and30(L[30], D[30], WRITE);
                                                                                                           point of view.)
       and and31(L[31], D[31], WRITE);
                                                                                                              Testing:
                                                                               The strategy is simply to load data into the register file and
                      .D(DATA_W),
                                   .LOAD(L[0]),
                                               -CLK(CLK),
REG32 reg_0(.Q(Data_0),
                                                          - RESET (RST)):
                                                                                  then read it back. The data written in is the same as the
                                   .LOAD(L[1]),
REG32 reg_1(.Q(Data_1),
                      .D (DATA W),
                                               .CLK(CLK),
                                                         .RESET (RST));
REG32 reg_2(.Q(Data_2),
REG32 reg_3(.Q(Data_3),
                       .D(DATA_W),
.D(DATA_W),
                                   LOAD (L[2])
                                               .CLK(CLK).
                                                          .RESET (RST)):
                                                                                                       number of the index.
REG32 reg_4(.Q(Data_4),
REG32 reg_5(.Q(Data_5),
                       .D (DATA W),
                                   .LOAD(L[4]),
                                               .CLK(CLK),
                                                         .RESET (RST));
                                                                              'include "prj_definition.v"
module RT_TB;
// Storage list
reg ['REG ADDR INDEX LIMIT:0] ADDR N;
reg ['REG ADDR INDEX LIMIT:0] ADDR R1;
reg ['REG ADDR INDEX LIMIT:0] ADDR R2;
REG32 reg 6(.Q(Data 6),
                       .D(DATA W),
                                   LOAD(L[6]),
                                               .CLK(CLK),
                                                         .RESET (RST));
REG32 reg_7(.Q(Data_7),
                       .D(DATA_W)
                                   LOAD (T.
                                               .CLK(CLK)
                                                          RESET (RST))
REG32 reg_8(.Q(Data_8),
                                   LOAD (L[8]),
                                                         .RESET (RST));
                                               .CLK(CLK),
                       .D(DATA W),
REG32 reg_9(.Q(Data_9),
                       .D(DATA W)
                                   LOAD (L [9]
                                               .CLK(CLK)
                                                          .RESET (RST))
REG32 reg_10(.Q(Data_10), .D(DATA_W
REG32 reg_11(.Q(Data_11),
REG32 reg_12(.Q(Data_12),
                         .D (DATA W)
                                     .LOAD(L[11]
                                                  .CLK(CLK).
                                                            .RESET (RST)):
                                                                              // reset
reg READ, WRITE, RST;
// data register
reg [TANTA_INDEX_LIMIT:0] DATA_REG;
integer i; // index for memory oper
integer no_of_test, no_of_pass;
integer load_data;
                                     TOAD (L
                                                  .CLK(CLK)
                         .D (DATA W
                                                             .RESET (RST)
                                     .LOAD(L[13]),
REG32 reg 13(.Q(Data 13),
                         .D (DATA W)
                                                  .CLK(CLK),
                                                             .RESET (RST));
REG32 reg_14(.Q(Data_14),
REG32 reg_15(.Q(Data_15),
                         D (DATA_W
                                     TOAD (T.
                                                  CLK (CLK)
                                                             RESET (RST))
                         .D(DATA_W)
                                                  .CLK(CLK),
                                                             .RESET (RST));
REG32 reg_16(.Q(Data_16),
REG32 reg_17(.Q(Data_17),
                         .D (DATA W)
                                     LOAD (L
                                                  .CLK(CLK)
                                                             .RESET (RST)):
                                                                              // wire lists
wire CLK;
wire ['DATA_INDEX_LIMIT:0] DATA_R1;
wire ['DATA_INDEX_LIMIT:0] DATA_R2;
REG32 reg_18(.Q(Data_18),
REG32 reg_19(.Q(Data_19),
                         .D (DATA W)
                                     LOAD (L[18])
                                                  .CLK(CLK)
                                                             .RESET (RST));
                                     TOAD (L
                                                  CLK (CLK)
                         .D(DATA W
                                                             RESET (RST
                                     LOAD(L[20])
REG32 reg 20(.Q(Data 20),
                         .D (DATA W)
                                                  .CLK(CLK),
                                                             .RESET (RST));
REG32 reg_21(.Q(Data_21),
REG32 reg_22(.Q(Data_22),
                         .D(DATA W
                                     .T.OAD (T. [21]
                                                  .CLK (CLK)
                                                             RESET (RST)
                                                                              // Clock generator instance
CLK_GENERATOR clk_gen_inst(.CLK(CLK));
REG32 reg_23(.Q(Data_23),
REG32 reg_24(.Q(Data_24),
                         .D(DATA W
                                     LOAD (L[23]
                                                  .CLK(CLK)
                                                             .RESET(RST));
                                                                              LOAD (L[25]
REG32 reg 25(.Q(Data 25),
                                                  .CLK(CLK),
                         .D(DATA W)
                                                             .RESET (RST));
                         .D (DATA_W
REG32 reg_26(.Q(Data_26),
                                     TOAD (T. 126
                                                  CLK (CLK)
                                                             RESET (RST)
REG32 reg_27(.Q(Data_27),
                                                             RESET (RST));
                         .D (DATA W)
                                     LOAD (L[271)
                                                  .CLK(CLK)
REG32 reg_28(.Q(Data_28),
                         .D (DATA W)
                                     LOAD (L[28]
                                                  .CLK(CLK)
                                                             RESET (RST)):
REG32 reg_29(.Q(Data_29), .D(DATA_W)
                                     LOAD (L[29])
REG32 reg_30(.Q(Data_30),
                         .D(DATA W)
                                     LOAD (L[301]
                                                  .CLK(CLK).
                                                             .RESET (RST)
```

MUX32_32x1 mux_32_0(.Y(Read_Data_0), .I0(Data_0), .I1(Data_1), .I2(Data_2), .I3(Data_3), .I4(Data_4),


.I8(Data_8), .I9(Data_9), .I10(Data_10), .I11(Data_11), .I12(Data_12), .I13(Data_13), .I14(Data_14),

.I5(Data_5), .I6(Data_6), .I7(Data_7),

The following muxs are long so I'll post the plain text:

REG32 reg_31(.Q(Data_31), .D(DATA_W), .LOAD(L[31]), .CLK(CLK),


```
initial
begin
RST=1'b1;
READ=1'b0:
WRITE=1'b0;
DATA_REG = { DATA_WIDTH{1'b0} };
ADDR R1 = { DATA WIDTH(1'b0) };
ADDR_R2 = { DATA_WIDTH{1'b0} };
no_of_test = 0;
no_of_pass = 0;
// Start the operation
#10
     RST=1'b0:
      RST=1'b1;
// Write cycle
for (i=0; i<32; i = i + 1)
begin
         DATA_REG=i; READ=1'b0; WRITE=1'b1; ADDR_W = i;
#10
end
 #5 READ=1'b0; WRITE=1'b0;
 // test of write data
for (i=0; i<32; i = i + 1)
begin
         READ=1'b1; WRITE=1'b0; ADDR_R1 = i; ADDR_R2 = i;
         no_of_test = no_of_test + 1;
         if (DATA_R1 !== i)
             $write("[TEST @ %0dns] Read %1b, Write %1b, expect
         else
             no_of_pass = no_of_pass + 1;
end
       READ=1'b0; WRITE=1'b0; // No op
 #5
 #10 $write("\n");
    $\text{\n',}
$\text{write("\tTotal number of tests $d\n", no_of_test);}
$\text{write("\tTotal number of pass $d\n", no_of_pass);}
     $write("\n");
     $stop;
end
endmodule:
```





Once bit 32 is being written to the operation changes and 0 ends up being what remains within the 32nd register.

```
# [TEST @ 665ns] Read 1, Write 0, expecting 0000001f, got 00000000 [FAILED]
#
# Total number of tests 32
# Total number of pass 31
# ** Note: $stop : C:/Modelsim Projects/Project 3/register_file_tb.v(88)
# Time: 680 ns Iteration: 0 Instance: /RF_IB
```



If I change the value of the for loops to 33 instead of 32 then 32 is written into but of course a new error pops up (the 33rd doesnt exist obviously).

```
for(i=0;i<33; i = i + 1)
begin
#10     DATA_REG=i; READ=1'
end


#5 READ=1'b0; WRITE=1'b0;
// test of write data
for(i=0;i<33; i = i + 1)
begin</pre>
```

```
Total number of pass 32

* Note: $stop : C:/Modelsim Projects/Project 3/register_file_tb.v(88)
Time: 700 ns Iteration: 0 Instance: /RF TB
```

[TEST @ 685ns] Read 1, Write 0, expecting 00000020, got 00000000 [FAILED]

Total number of tests




32 has been written into.

So the issue is either a strange timing issue on my part or an error with the test bench. Regardless, every register can be read from and written to, therefore my register file works as intended (for the most part).

Next would be the control unit. I have yet to begin it; therefore, I will outline what should be done, not what I have done.

III. CONTROL UNIT DESIGN

Implement Data Path



(Kaushik Patra, Lab 17, Slide 2)

(Please get the file from Canvas instead, it's very large and can't be completely captured here. Lab 17 under the Lab Module.)

The data path sends all signals to the appropriate/shown segments. Any line pointing in from text into a module is from the data path. The data path is arbitrary and designed by you.


```
include "prj_definition.v"
module DATA_PATH(DATA_OUT, ADDR, ZERO, INSTRUCTION, DATA_IN, CTRL, CLK, RST);

// output list
output ['ADDRESS_INDEX_LIMIT:0] ADDR;
output EERO;
output ['DATA_INDEX_LIMIT:0] DATA_OUT, INSTRUCTION;

// input list
input ['CTRL_WIDTH_INDEX_LIMIT:0] CTRL;
input [K, RST;
input ['DATA_INDEX_LIMIT:0] DATA_IN;

// TBD
endmodule
```

You would take CTRL and choose which bits do what and pass those down the data path. The DATA_IN and DATA_OUT are separate from the CTRL so when those appear on the above solution to the data path then use those instead of the CTRL bits.





(Kaushik Patra, Lab 17, Slide 2)

The datapath works in conjunction with the control unit so your instantiation depends entirely on the data path instantiation. Essentially, you want to take care of the ZERO flag, run the clock, and decide when to read or write.

IV. Memory Unit


The memory acts as the "permanent" storage for the system.






(Kaushik Patra, Lab 17, Slide 3)

V. QUICK DISCUSSION OF ENTIRE SYSTEM ASSEMBLY AND TESTING



(Kaushik Patra, Lab 17, Slide 4)

Once the datapath and control unit have been made we can simply make the appropriate connections then have a processor. With this processor made the system just needs memory at this point.



(Kaushik Patra, Lab 17, Slide 5)

The clock and reset should be run seperately by the da_vinci.v instantiation.

This is already premade by Kaushik Patra, as well as the test bench, so simply running da_vinci_tb.v will test your entire system.

```
`include "prj_definition.v"
module DA_VINCI_TB;
// output list
wire [`ADDRESS_INDEX_LIMIT:0] ADDR;
wire READ, WRITE, CLK;
// inout list
wire [`DATA_INDEX_LIMIT:0] DATA_OUT, DATA_IN;
// reset
reg RST;
// Clock generator instance
CLK_GENERATOR clk_gen_inst(.CLK(CLK));
// DA_VINCI v1.0 instance
defparam da_vinci_inst.mem_init_file = "fibonacci.dat";
//defparam da_vinci_inst.mem_init_file = "RevFib.dat";
DA_VINCI da_vinci_inst(.MEM_DATA_OUT(DATA_OUT), .MEM_DATA_IN(DATA_IN),
                         .ADDR(ADDR), .READ(READ),
.WRITE(WRITE), .CLK(CLK), .RST(RST));
  initial
  begin
  RST=1'b1;
  #5 RST=1'b0;
  #5 RST=1'b1;
  // TBD: rest of the test code goes here.
  //# 20 $stop;
  #5000 //$writememh("RevFib mem dump.dat",
              $writememh("fibonacci mem dump.dat"
              $stop;
  end
  endmodule;
```

The cut off lines:

#5000 //\$writememh("RevFib_mem_dump.dat", da_vinci_inst.memory_inst.memory_inst.sram_32x64m, 'h03fffff0, 'h03ffffff);

\$writememh("fibonacci_mem_dump.dat",
da_vinci_inst.memory_inst.memory_inst.sram_32x64m,
'h01000000, 'h0100000f);

\$stop;

VI. CONCLUSION

The entire system could not be tested as I've run out of time for the project, but everything I have written is fully functioning. With the exception of the register file, which could be a performance issue due to the student version's leaf limitations (will attach a readout below, it has to be a form of timing error/delay), most components work. We have made the ALU, which required an adder, multiplier, multiplexers, barrel shifter, 32 bit AND, NOR, OR, and NOT gates. We have made a register file, which need line decoders, multiplexers, registers, and multiplexers. Every small component and module has been made aside from those shown from Lab 17.

A probable cause for the time delay:

- # ** warning: Design size of 64 statements or 5253 leaf instances exceeds ModelSim PE Student Edition recommended capacity. # Expect performance to be adversely affected.
- # ** Warning: Design size of 64 statements or 5253 leaf
 # Expect performance to be adversely affected.
- instances exceeds ModelSim PE Student Edition recommended capacity.

** Warning: Design size of 64 statements or 5253 leaf instances exceeds ModelSim PE Student Edition recommended capacity.