


① Replace the counter with register inside the processor - r1 & give it a new name "Program Counter"(PC)

→ PC holds the address of the next instruction to be executed.


② Generalize the connection to memory to be readable & writeable used for holding & fetching instruction & to hold & change our data.

The upper level picture of the processor system now looks like this



- to change/write set $W=1$

- to read set $W=0$ & q becomes the data at $addr$



Use these register to access memory:

1) fetch instructions

2) to read & write memory to/from register : two instructions to do these two things:

① LOAD instruction (read from memory & put into a register)

e.g: address 2 = 1025

$r_4 = 2$

$ld\ r_1, [r_4]$ $r_1 \leftarrow$ data in the memory at address given in $r_4 = 1025$

in general, $ld\ rX, [rY]$ $rX \leftarrow$ contents / data of the address by rY .

② STORE instruction: copies the value in a register into a specific memory address.

e.g: if $r_1 = 68$ and $r_2 = 6$

$st\ r_1, [r_2]$ would put 68 into memory, address 6

in general, $st\ rX, [rY]$ puts the value in rX into the address indicated by rY .

③ A new operation in ALU, call "bitwise AND"

and r_3, r_4

r_3 before010111
r_4 before001110
r_3 now	00040

in general, and $rX, Op2$

④ Instruction to control which instruction to execute next

unconditional branch e.g: $b\ \#100$ $pc \leftarrow 100$

conditional branch $beq\ \#123$ if $G=0$ (most recent ALU operation), set $PC=123$,
else $PC=PC+1$