



Review: **Multiplexer (MUX)** choose one of several inputs as the output, based on select signals.



a n-bit 4 to 1 mux:

```



module nbit_4-to-1(A, B, C, D, S, M),
    parameter n=16;
    input [n-1:0] A, B, C, D;
    output reg [n-1:0] M;
    input [1:0] S;
  
```



```


always @(*)
begin
    if (S==0) M <= A;
    else if (S==1) M <= B;
    else if (S==2) M <= C;
    else M <= D;
end
endmodule
  
```

Storage of Numbers



If CLK=1, Q=D, when clock becomes 0, Q stop changing

Flip-flop captures/stores the value of D on the edge (transition) of clock "edge-triggered"



Flip-flop with Enable

if E=0, Q doesn't change
E=1, flip operates as above

