

1. Verilog instruction to know: 8

mv, mvt, add, sub, ld, st, and, bfcndt

Instruction	To	Ti	Ta	Tb	Tu	Ts
mv	Set=PC, ADDRin PCinc Sel=PC, ADDRin	wait	IRin	Set=rY or IR, rXin.Done Sel=IR,		
mvt	PCinc Sel=PC, ADDRin	wait	IRin	rXin.Done	Set=rY or IR, Gin	Set=G, rXin.
add	PCinc Sel=PC, ADDRin	wait	IRin	Set=rX, Ain Gin	Set=rY or IR, Done Sel=G, rXin.	
sub	PCinc Sel=PC, ADDRin	wait	IRin	Set=rX, Ain	AddSub, Gin	Done Sel=DIN
ld	PCinc Sel=PC, ADDRin	wait	IRin	Set=rY, ADDRin	wait Sel=rX,	rXin.Done
st	PCinc	wait	IRin	Set=rY, ADDRin	DOUtin, w	Done

Instruction Fetch

2. ARM processor & Assembly Programming

- Discuss word & byte addressing in ARM

word: LDR, STR byte: LDRB, STRB

- Addressing modes [Rn], [Rn, #offset] (more on aid sheet)

- Arithmetic, logic, shifting

- Conditional branches

• without "S", the flags are not affected → e.g: ADD

• with "S", the result affect condition code flags (Z,V,N,C) → e.g: ADDS

- Using immediate constants in instruction

MOV R0, #0 R0 ← 0

- Another way, to get 32 bit constants is a trick done by assembler, for you:

LDR R1, #0xFF300030

assembler turns this into 2 things: (as address, word 0xFF300030)

LDR R1, [PC, #offset]

MOV R1, #0xFFFFFFFF

3. Write a program that calls a subroutine to compute for $N!$

in C:

```
int FINDSUM(int N){
    int sum = 0;
    while (N!=0){
        sum = sum+N;
        N = N-1;
    }
    return (sum);
}
```

in assembly:

```
.global _start
_start: MOV R0, #N
        LDR R0, [R0] // R0 ← N
        BL FINDSUM // LR ← PC PC ← FINDSUM
        STR R0, [R0, #4] // Put answer into SUM
        B END
        N: .word 10
        SUM: .word 0
FINDSUM: MOV R1, #0 // R1 ← 0 (SUM)
        WHILE: CMP R0, #0
        BEQ ENDDLOOP
        ADD R1, R0 // SUM = SUM+N (R1 = SUM)
        SUB R0, #1 // N = N-1 (R0 = N here)
        B WHILE
ENDDLOOP: MOV R0, R1 // Put answer (sum = R1) into R0
        MOV PC, LR // PC ← LR return from Subroutine
```

Same but in Enhanced / Lab 2. processor:

```
_start: mv r0, #N
        ld r0, [r0]
        mv r5, r1
        b $FINDSUM
        add r0, #1
        st r0, [r0]
        END: b END
        N: .word 10
        SUM: .word 0
FINDSUM: mv r1, #0
        WHILE: add r0, #0 (link CMP)
        beq $ENDDLOOP // C while loop
        add r1, r0 // sum = sum + r0
        sub r0, #1
        b $WHILE
        ENDDLOOP: mv r0, r1
        add r5, #1 (add 1 to link register)
        mv r1, r5 (PC ← LR return)
```