


// state register

```

reg [2:0] Tstep_Q, Tstep_D;
always @(posedge clock)
    If (!Resetn)
        Tstep_Q <= T0; //reset state
    else Tstep_Q = Tstep_D
See Lab 1 for the next state logic

```



// output logic based on current state & current instruction type

```

always @(+) begin
    //Default values for all the outputs
    Done = 1'b0; Ain = 1'b0; Bin = 1'b0; AddSub = 1'b0; IRin = 1'b0; Rin = 8'b0;
    case (Tstep_Q)
        T0: IRin = 1'b1; //copies DIN into IR
        T1: //do different things depends on instruction
            case (III)
                mv: begin
                    if (!IMM) Sel = rYi;
                    else Sel = Sel_Di;
                    Rin = Xreg;
                    Done = 1'b1;
                end
                ...
            end
    end

```


```

IMM = IR[21]
rY = IR[2:0]
III = IR[15:13]


```

Part 2

Real processors don't stop at DIN. instructions are fetched from memory.



The hardware / logic of memory



In part 2, make a read-only memory & attach it to DIN

