Universidade Estadual de Campinas Instituto de Computação

MC504 Sistemas Operacionais



Translation Lookaside Buffers

Referência principal
Ch.19 of Operating Systems: Three Easy Pieces by Remzi and Andrea Arpaci-Dusseau (pages.cs.wisc.edu/~remzi/OSTEP/)

Discutido em classe em 05 de setembro de 2018

- The requirement that instructions must be in physical memory to be executed may limit the size of a program to the size of main memory.
- In many cases, parts of the program are not needed or, at least, not at the same time, e.g.
 - Code to handle unusual error conditions.
 - Data structures that are dimensioned in excess of actual need.
 - Rarely used options and features.

- The ability to execute a program which is only partially loaded in memory has many benefits
 - The size of the program would no longer be constrained by the physical memory that is available.
 - Since programs would require less memory, the degree of multiprogramming could be increased.
 - Loading or swapping user programs into memory would require less I/O.
- Being able to run a program that is not entirely in memory would benefit both user and system.

- Virtual memory allows us to program using virtual addresses that will only be translated to physical addresses when accessed.
- To implement the virtual memory model, we can view a program as a collection of segments, e.g. user code, stack, heap, libraries, etc.
 - On their turn, each segment will be mapped onto a number of pages.


- Additional benefits of virtual memory are
 - System libraries can be shared by several processes through mapping of the shared object onto a virtual address space.
 - Processes can share part of their virtual address spaces, by mapping them onto actually shared memory pages.
 - Parent and child processes may share pages, thus speeding up process creation.

- To enable access to a virtual address during execution, the page that contains it must be loaded in a frame in physical memory.
- Since the number of pages in a program may exceed the number of frames in the target machine's memory, pages may have to be loaded and unloaded on-the-fly, as execution progresses.
- To avoid the slowdown caused by dynamically loading and unloading pages, due to references to addresses that are not present in memory when needed, we make extensive use of caches.


What is a cache?

- A cache is a copy of data or code that is faster to access than the original.
 - Cache memory is allocated in units called blocks, comprising multiple memory locations.
 - The result of a search for an address in a cache will be
 - a hit, if the cache has a copy of that address, or
 - a miss, if the cache does not have a copy of that address.
- Cache efficiency is measured by its hit rate and is heavily dependent on
 - Temporal locality
 - Programs tend to reference the same memory locations multiple times, e.g. by executing instructions in a loop.
 - Spatial locality
 - Programs tend to reference nearby locations, e.g. examining array data in a loop

Cache Concept (Read)



Cache Concept (Write)



Write back: changes stored in cache until cache block is replaced.

Memory hierarchy example

1 st level cache/first level TLB	1 ns	64 KB
2 nd level cache/second level TLB	4 ns	256 KB
3 rd level cache	12 ns	2 MB
Memory (DRAM)	100 ns	10 GB
Data center memory (DRAM)	100 μs	100 TB
Local non-volatile memory	100 μs	100 GB
Local disk	10 ms	1 TB
Data center disk	10 ms	100 PB
Remote data center disk	200 ms	1 EB

i7 has 8MB as shared 3rd level cache; 2nd level cache is per-core


Memory hierarchy example

Cache	Hit Cost	Size
1 st level cache/first level TLB	1 ns	64 KB
2 nd level cache/second level TLB	4 ns	256 KB
3 rd level cache	12 ns	2 MB
Memory (DRAM)	100 ns	10 GB
Data center memory (DRAM)	100 μs	100 TB
Local non-volatile memory	100 μs	100 GB
Local disk	10 ms	1 TB
Data center disk	10 ms	100 PB
Remote data center disk	200 ms	1 EB

i7 has 8MB as shared 3rd level cache; 2nd level cache is per-core

TLB

- Part of the hardware memory-management unit (MMU).
- A hardware cache of popular virtual-to-physical address translations.



TLB Basic Algorithms

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT;
27
28
      (Success, TlbEntry) = TLB_Lookup(VPN);
29
      if (Success == True) // TLB Hit
          if (CanAccess(TlbEntry.ProtectBits) == True) {
              Offset = VirtualAddress & OFFSET_MASK;
31
              PhysAddr = (TlbEntry.PFN << SHIFT) | Offset;
32
              Register = AccessMemory(PhysAddr);
33
          | else
34
              RaiseException(PROTECTION_FAULT);
35
36
      else { // TLB Miss
37
          PTEAddr = PTBR + (VPN * sizeof(PTE));
          PTE = AccessMemory(PTEAddr);
38
          if (PTE.Valid == False)
39
              RaiseException(SEGMENTATION_FAULT);
40
          else if (CanAccess(PTE.ProtectBits) == False)
41
              RaiseException(PROTECTION FAULT);
42
43
          else {
              TLB_Insert(VPN, PTE.PFN, PTE.ProtectBits);
44
              RetryInstruction();
45
46
47
```

Example: Accessing An Array

How a TLB improves paging performance...

```
int sum = 0;
                                                                    3 misses and 7 hits.
for( i=0; i<10; i++) {
                                                                 Thus TLB hit rate is 70%.
     sum+=a[i];
                                                 OFFSET
                                                                        00
                                                                             04
                                                                                  80
                                                                                       12
                                                                                            16
                VPN = 00
                VPN = 01
                VPN = 03
                VPN = 04
                VPN = 05
                VPN = 06
                                                 a[0]
                                                                   a[1]
                                                                                    a[2]
                VPN = 07
                                a[3]
                                                 a[4]
                                                                   a[5]
                                                                                    a[6]
                VPN = 08
                                a[7]
                                                 a[8]
                                                                   a[9]
                VPN = 09
                VPN = 10
                                       The TLB improves performance
                VPN = 11
                                              due to spatial locality
                VPN = 12
                VPN = 13
                VPN = 14
                VPN = 15
```

Locality

Temporal Locality

 An instruction or data item that has been recently accessed will likely be re-accessed soon in the future.

1st access is page1.
2nd access is also page1.
Page 1
Page 7
Page 7
Page 1

Virtual Memory

Spatial Locality

If a program accesses memory at address \mathbf{x} , it will likely soon access

memory near x.

1st access is page1.
2nd access is near by page1.
Page 1
Page 2
Page 3

Virtual Memory

Who Handles The TLB Miss?

- Hardware handle the TLB miss entirely on CISC.
 - The hardware has to know exactly where the page tables are located in memory.
 - The hardware would "walk" the page table, find the correct pagetable entry and extract the desired translation, update and retry the instruction.
 - This is called hardware-managed TLB.

Who Handles The TLB Miss?


- RISC have what is known as a software-managed TLB.
 - On a TLB miss, the hardware raises exception(trap handler).
 - Trap handler is code within the OS that is written with the express purpose of handling TLB miss.

TLB Control Flow algorithm (OS Handled)

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT;
      (Success, TlbEntry) = TLB_Lookup(VPN);
      if (Success == True) // TLB Hit
          if (CanAccess(TlbEntry.ProtectBits) == True) {}
5
              Offset = VirtualAddress & OFFSET_MASK;
              PhysAddr = (TlbEntry.PFN << SHIFT) | Offset;</pre>
              Register = AccessMemory(PhysAddr);
          } else
              RaiseException(PROTECTION_FAULT)
10
      else // TLB Miss
11
          RaiseException(TLB_MISS)
```


TLB entry

- TLB is managed by Full Associative method.
 - A typical TLB might have 32, 64, or 128 entries.
 - Hardware search the entire TLB in parallel to find the desired translation.
 - Other bits: valid bits, protection bits, address-space identifier, dirty bit




Typical TLB entry look like this

TLB Issue: Context Switching




TLB Issue: Context Switching




TLB Issue: Context Switching

Process A

Process B



Virtual Memory



TLB Table


VPN	PFN	valid	prot
10	100	1	rwx
_	<u>-</u>	-	-
10	170	1	rwx
_	-	-	-

Can't Distinguish which entry is meant for which process

To Solve Problem


Provide an address space identifier(ASID) field in the TLB.

Process A



Virtual Memory

Process B



Virtual Memory

TLB Table

VPN	PFN	valid	prot	ASID
10	100	1	rwx	1
_	-	-	-	-
10	170	1	rwx	2
_	-	-	-	-

Another Case


- Two processes share a page.
 - Process 1 is sharing physical page 101 with Process2.
 - P1 maps this page into the 10th page of its address space.
 - P2 maps this page to the 50th page of its address space.

VPN	PFN	valid	prot	ASID
10	101	1	rwx	1
-	-	-	1	1
50	101	1	rwx	2
-	-	-	-	-

Sharing of pages is useful as it reduces the number of physical pages in use.

TLB Replacement Policy

- LRU(Least Recently Used)
 - Evict an entry that has not recently been used.
 - Take advantage of *locality* in the memory-reference stream.



Total 11 TLB misses