

Google Tensor Processing Unit

- ▶ Google getting into hardware design. Three spins of TPU already!
- ▶ TPU is a specialized chip for AI \rightarrow matrix-matrix/tensor operations
- ▶ **Key Idea:** Systolic design
 - ▶ Lots of simple parallel computational units
 - ▶ Data movement strictly localized to immediate neighbours
- ▶ Tightly coupled with TensorFlow (programming APIs)
- ▶ \$6.50 USD per TPU per hour (as of today!)





Figure: TPU v3 device → liquid cooled!

<https://cloud.google.com/tpu/>


TPU History

- ▶ First generation
 - ▶ 64K 8-bit multiply-add operations @700 MHz \rightarrow 44 Tops/s
- ▶ Second generation
 - ▶ 32K 32-bit (and single-precision float) multiply-add operations @700 MHz \rightarrow 45 TFLOPS (float)
- ▶ Third generation
 - ▶ Not a lot of details \rightarrow $2\times$ better than TPU v2


Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)




Systolic Array (Step-by-step Matrix Multiply)



Systolic Array (Step-by-step Matrix Multiply)





Systolic Array (Step-by-step Matrix Multiply)



Matrix-Matrix Multiplication on Systolic Array


- ▶ Send A matrix along column, and B matrix along rows of a 2D array
- ▶ Each step along the way, the compute block performs a small multiply-add operation
- ▶ Data movement is co-ordinated to ensure correct data arrives at correct compute block in the correct time!
- ▶ All data movement is local \rightarrow hardware design is super easy!
- ▶ In the end, final product D is available in every compute block \rightarrow result must be read out (not shown)

The multadd Building Block



- ▶ The multadd block is a simple $8b \times 8b$ multiplier followed by a 32b accumulator
- ▶ All communication in the chip is strictly local \rightarrow nearest neighbour \rightarrow no long wires!
 - ▶ Matrix elements *streamed* into systolic core from top+left links
 - ▶ Data forwarded to links below+right for further use by neighbouring elements
- ▶ The building block in the TPUv1 was just 8b multiplication of neuron weights, and input \rightarrow later revisions added floating-point and custom formats
- ▶ Design is so easy, even Google engineers can build this :)

Systolic Array Design (4×4 design)



Caveat: Above pic is simple, actual TPUv1 is 256×256 blocks

Wrapup

- ▶ Top-down design of hardware design → NVIDIA Tensor Cores, Google TPU Systolic array case studies
- ▶ It is possible to approximate (to the first order) even complex hardware designs
- ▶ Hardware design complexity can be tamed with replication via `generate` statements