

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

01

279015

ENGINEERING RELEASED

06/06/03

?

Q59 MLB

DVT

LAST\_MODIFIED=Wed Sep 17 12:11:39 2003

POWER RAIL DEFINITIONS

	RUN	SLEEP	SHUTDOWN
+2_5V_MAIN	ON	ON	OFF
+3V_MAIN	ON	ON	OFF
+5V_MAIN	ON	ON	OFF
+5V_SLEEP	ON	OFF	OFF
+12V_MAIN	ON	ON	ON
+12V_SLEEP	ON	OFF	OFF
FW_PWR	ON	ON	OFF
+1.8V_SLEEP	ON	OFF	OFF
+MAXBUS_SLEEP	ON	OFF	OFF

SCHEMATIC AND PCB SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6497	1	SCHEM,MLB,Q59	SCH1	CRITICAL	
820-1550	1	PCB,MLB,IMACG4	PCB1	CRITICAL	
825-2029	1	LBL,SER #,BARCODE	PCB1		
056-1158	1	DESIGN GUIDE,MCO,IMACG4	PCB1	CRITICAL	
057-0085	1	DFM,PNLZN DWG,MLB,Q59	PCB1	CRITICAL	
630-XXXX	1	630-XXXX,PCBA,H,Q59,EEE XXX	HYNIX		OMIT
630-XXXX	1	630-XXXX,PCBA,S,Q59,EEE XXX	SAMSUNG		OMIT

PCB,UL RECOGNIZED, MIN.130 DEG. C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94. PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, TEMPERATURE RATING AND FLAME RATING.

DIMENSIONS ARE IN MILLIMETERS


XX : \_\_\_\_\_

X.XX : \_\_\_\_\_

X.XXX : \_\_\_\_\_

ANGLES : \_\_\_\_\_


DO NOT SCALE DRAWING



THIRD ANGLE PROJECTION

METRIC

DRAWER	/	DESIGN CR	/
ENG APPD	/	MFG APPD	/
QA APPD	/	DESIGNER	/
RELEASE	/	SCALE	NONE
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D

 Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
I I NOT TO REPRODUCE OR COPY IT  
I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE  
SCHEM,MLB,Q59

DRAWING NUMBER  
051-6497

REV.  
13

SHT 1 OF 69

8

7

6

5

4

3

2

1

D

C


B


A

PAGE

TABLE OF CONTENTS

1	COVER PAGE
2,3	BLOCK DIAGRAM, SYSTEM, POWER & PCB INFO
4,5	MPC7450 MAXBUS
6,7	CPU SPEED & CONFIG OPTIONS
8	CPU LA CONNECTORS, ESP, CPU BYPASS
9	INTREPID MAX IF (SECTION 1)
10-11	INTREPID POWER & BYPASS (SECTION 8 & 9)
12	INTREPID DDR CONTROL
13	DDR MUXES
14-15	SO-DIMM, BIG DIMM
16	INTREPID AGP (SECTION 3)
17	NVIDIA AGP (SECTION 1)
18	NVIDIA FRAME BUFFER (SECTIONS 3 & 4)
19	NVIDIA FB SERIES TERMS, CLK DELAYS
20-21	GRAPHICS MEMORIES
22-23	NVIDIA DAC/DVI, CLOCKS & STRAPS (SECTIONS 2 & 5)
24-25	TMDS & EXTERNAL VGA CONNECTORS
26-27	NVIDIA POWER-ON RESET CONFIGURATION STRAPS
28	INTREPID GPIOS, INTERRUPTS & SERIAL PORTS (SECTION 6)
29	MODEM, BLUETOOTH, KITCHEN SINK & SERIAL DOWNLOAD
30	INTREPID PCI, ROM (SECTION 7)
31	WIRELESS PCI
32	USB2 CONTROLLER
33	USB POWER & CONNECTORS
34	INTREPID ETHERNET & FIREWIRE (SECTION 4)
35	ETHERNET PHY
36	FIREWIRE PHY
37	INTREPID UATA/IDE (SECTION 5)
38	ATA CD/HD CONNECTORS
39	AUDIO CODEC & VOLTAGE REGS
40-41	LINE IN/OUT BUFFERS
42-43	SPEAKER/MIC AMPS
44	POWER MANAGER UNIT
45-51	+5V/+12V, AUDIO, FW & TMDS POWER CONVERTERS
52-59	CONSTRAINT TABLES
60-64	NET TABLES
65-69	PART TABLES














8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

BMODE <0> <1>		MSSCR0 <16:17>		Sys Bus	Vger ID	Addr Drve	
L	L	1	1	???	01	yes	unavail
L	!hr	1	0	Max	01	yes	unavail
L	hr	1	1	???	00	yes	unavail
L	H	1	0	Max	00	yes	unavail
!hr	L	0	1	MB+	01	yes	unavail
!hr	!hr	0	0	60x	01	yes	unavail
!hr	hr	0	1	MB+	00	yes	unavail
!hr	H	0	0	60x	00	yes	unavail
hr	L	1	1	???	01	norm	unavail
hr	!hr	1	0	Max	01	norm	
hr	hr	1	1	???	00	norm	unavail
HR	H	1	0	MAX	00	NORM	<- DEFAULT
H	L	0	1	MB+	01	norm	unavail
H	!hr	0	0	60x	01	norm	
H	hr	0	1	MB+	00	norm	unavail
H	H	0	0	60x	00	norm	



## MAXBUS PULL-UPS





## MPC7450 PULL-UPS



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_H	1.5V INTERFACE
	CPU_HRESET_L or L3_OVDD	2.5V INTERFACE
CPU_L3_VSEL	LOW	1.8V INTERFACE
	CPU_HRESET_H	1.5V INTERFACE



DO NOT USE UNLESS FIX INVERTER BUFFER



## CPU CONFIG OPTIONS

```


NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED=Wed Sep 17 12:15:43 2003
59C8> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


```


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
	SCALE	SHT OF	
	NONE	7 69	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---










INTREPID EMI CLIP SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
870-1125	4	INTREPID EMI CLIP	SP1,SP2,SP3,SP4	?	


INTREPID VERSION SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0198	1	IC,ASIC,INTREPID,V1.X	U25		INT_V1
343S0211	1	IC,ASIC,INTREPID,V2.1	U25	CRITICAL	INT_V2

### INTREPID POWER

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:15:48 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE	SHT	OF	
NONE	10	69	





INTREPID BYPASS


NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:15:51 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	OF
NONE	D	051-6497	13
	11	69	








SO-DIMM SLOT A


NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:15:56 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE	SHT	OF	
	NONE	14	69
















PLACE R'S CLOSE TO GPU




PLACE THESE R CLOSE TO SGRAM




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING



SGRAM0 & SGRAM1 MEMORY SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0249	2	SDRAM, 4MX32, DDR, 275MHZ	U12, U41	CRITICAL	SAMSUNG_275_32M
333S0250	2	SDRAM, 4MX32, DDR, 275MHZ	U12, U41	CRITICAL	HYNIX_275_32M
333S0251	2	SDRAM, 4MX32, DDR, 300MHZ	U12, U41	CRITICAL	SAMSUNG_300_32M
333S0252	2	SDRAM, 4MX32, DDR, 300MHZ	U12, U41	CRITICAL	HYNIX_300_32M

SGRAM0 & SGRAM1 DDR MEMORY REFERENCE SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S1103	1	RES, 1K-OHM, 5%, 1/16W, 0402	R152	CRITICAL	MEMREFG_ACT
116S1000	1	RES, 0-OHM, 5%, 1/16W, 0402	R152		MEMREFG_PAS




SGRAM0 & SGRAM1

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:13 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6497	REV.	13
SCALE	NONE	SHT	20	OF	69



SGRAM0 & SGRAM1 MEMORY SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0249	2	SDRAM, 4MX32, DDR, 275MHZ	U5, U36	CRITICAL	SAMSUNG_275_64M
333S0250	2	SDRAM, 4MX32, DDR, 275MHZ	U5, U36	CRITICAL	HYNIX_275_64M
333S0251	2	SDRAM, 4MX32, DDR, 300MHZ	U5, U36	CRITICAL	SAMSUNG_300_64M
333S0252	2	SDRAM, 4MX32, DDR, 300MHZ	U5, U36	CRITICAL	HYNIX_300_64M


SGRAM2 & SGRAM3 DDR MEMORY REFERENCE SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S1103	1	RES, 1K-OHM, 5%, 1/16W, 0402	R18	CRITICAL	MEMREFG_ACT_64M
116S1000	1	RES, 0-OHM, 5%, 1/16W, 0402	R18		MEMREFG_PAS_64M



SGRAM2 & SGRAM3

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:15 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6497	13
		SHT	OF
		21	69



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0119	1	IC,NV18B,GRPHCS CTLR	U39	CRITICAL	NV18B
338S0113	1	IC,NV34,GRPHCS CTLR	U39	CRITICAL	NV34

155S0141	1	FLTR,EMI,600 OHMS,.2A,0603	L2401		NOSTUFF
155S0143	2	FLTR,EMI,1000 OHMS,.2A,0805	L13,L68		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
1148S9531	1	RES 95.3 OHM,1%,1/16W,0402	R554	NV18B
1148S1302	1	RES 130 OHM,1%,1/16W,0402	R554	NV34
1148S1212	1	RES 121 OHM,1%,1/16W,0402	R562	NV18B
1148S1242	1	RES 124 OHM,1%,1/16W,0402	R562	NV34

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S1045	1	CAP 0.01UF,50V,10%,0603	C162	NV18B
138S0518	1	CAP 1UF,10V,10%,0603	C162	NV34


DAC & CLOCKS

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:17 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D  
DRAWING NUMBER: 051-6497  
REV: 13

SCALE: NONE  
SHT: 22  
OF: 69



VALUES CONTROL GPU TMDs SWING				
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1003	1	RES,1K,1%,1/16W,0402	R149	FPD_3V3
114S1503	1	RES,1.5K,1%,1/16W,0402	R149	FPD_12VM


DVI AND STRAPS

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:19 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


THE STUFFING OF AN 0805 PACKAGE ONTO C635S LARGER TANT PADS IS CORRECT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S1063	1	1UF,10%,10V,0805,CERM	C635		

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6497	13
SCALE	SHT	OF
NONE	23	69








EXTERNAL VGA

NOTICE OF PROPRIETARY PROPERTY  
LAST\_MODIFIED=Wed Sep 17 12:16:21 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE		SHT	OF
NONE		25	69



(1) ROM TYPE (OVERRIDDEN IF STRAP1 = 0)  
[1..0] = [ROMA15,ROMA14]  
00 = PARALLEL  
01 = SERIAL AT25F  
10 = SERIAL SST45VF  
\* 11 = SERIAL FUTURE

(3) PCI DEVICE ID  
[3..0] = [DVOHSYNC,VIPD3,VIPD5,VIPD4]  
0010 = 0X112 GEFORCE2 GO  
0011 = 0X113 QUADRO2 GO  
0100 = 0X114 NV17M  
0000 = 0X110 GEFORCE2GO MX (NV11B)  
\* 1001 = NV18B,NV31,NV34

(6) AGP SIDEBAND  
[0] = [VIPD7]  
\* 0 = ENABLE AGP SIDEBAND  
1 = DISABLE AGP SIDEBAND

(8) FRAME BUFFER MEMORY TYPE  
[3..0] = [NV11\_HSYNC,NV11\_VSYNC,GPU\_STRAP<3>,GPU\_STRAP<2>]  
1111 = 222MHZ  
1101 = 275MHZ SAMSUNG  
1100 = 275MHZ HYNIX

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S1004	5	RES,10KOHM,1%,0402	R598,R583,R77,R236,R535		SAMSUNG_NV18B_270
114S1003	1	RES,1KOHM,1%,0402	R73		SAMSUNG_NV18B_270
114S1004	4	RES,10KOHM,1%,0402	R598,R583,R236,R535		HYNIX_NV18B_270
114S1003	2	RES,1KOHM,1%,0402	R73,R79		HYNIX_NV18B_270

114S1004	5	RES,10KOHM,1%,0402	R598,R583,R535	R74,R77	SAMSUNG_NV34_270
114S1003	1	RES,1KOHM,1%,0402	R1022		SAMSUNG_NV34_270

114S1004	4	RES,10KOHM,1%,0402	R583,R74,R77,R535		HYNIX_NV34_270
114S1003	2	RES,1KOHM,1%,0402	R597,R1022		HYNIX_NV34_270

(9) SUB-VENDOR  
[0] = [GPU\_STRAP<1>]  
0 = SYSTEM BIOS (VENDOR & SUBSYSTEM ID=0X0000)  
1 = ADAPTER CARD VGA BIOS (VENDOR & SUBSYSTEM ID=0X54-0X57)

(10) PCI ADDRESS BUS  
[0] = [GPU\_STRAP<0>]  
0 = REVERSED  
\* 1 = NORMAL

## NVIDIA STRAPS 1


NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:22 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6497	13
SCALE	SHT	OF
NONE	26	69





D

C

B

A

D


C

B

A


MODEM BOARD CONNECTOR

(DASH II)




MODEM STANDOFF SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
860-1034	2	STDOFF-19709-236H-TH	BS1,BS2		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
518-0098	1	CONN,HDR,STR,2MMPITCH,18P,PKG	J14	CRITICAL	KITCH_SINK_18P
516-0031	1	CONN,HDR,STR,2MMPITCH,16P,PKG	J14	CRITICAL	KITCH_SINK_16P




BLUETOOTH CONNECTOR



BLUETOOTH CARD MOUNTING HARDWARE SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
860-0170	1	STDOFF, BLUETOOTH, SHORT	BS4		
860-0171	1	STDOFF, BLUETOOTH, LONG	BS3		

SERIAL DOWNLOAD INTERFACE




'KITCHEN SINK' CONNECTOR

(MICROPHONE, INTERNAL SPEAKER CONNECTIONS  
INVERTER, LCD, LED & FAN POWER)

MODEM, BLUETOOTH,  
KITCHEN SINK  
& SERIAL DOWNLOAD

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:29 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE	SHT	29	OF 69
	NONE		



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1289	1	IC, FLASH, ROM, Q59 EVT, VER	TBD U42	CRITICAL	ROM_EVT
341S1290	1	IC, FLASH, ROM, Q59 DVT, 4.7	4B0 U42	CRITICAL	ROM_DVT
341S1291	1	IC, FLASH, ROM, Q59 PVT, VER	TBD U42	CRITICAL	ROM_PVT
341S1280	1	IC, FLASH, ROM, Q59 PROD, VER	TBD U42	CRITICAL	ROM_PROD


009-6525	1	IC, FEPR, FLASH ROM, DEV	U42		ROM_IMG_Q59
335S0350	1	IC, FLASH ROM, 1MB, BLANK	U42		OMIT
341T1292	1	IC, FLASH, ROM, Q59 PROD, VER	TBD U42	CRITICAL	ROM_PROD_T

INTREPID PCI  
& BOOT ROM


NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:31 2003  
THIS INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6497	13
SCALE	SHT	OF
NONE	30	69















# INTREPID ENET & FW

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:36 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6497	13
SCALE	SHT	OF
NONE	34	69



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0127	1	IC, BCM5231, FAST ENET XCVR, 64P	TQFP U37	CRITICAL	ENET_BCM5231

ETHERNET PHY

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:38 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6497

REV.

13

SCALE


NONE

SHT

35

OF

69



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
740S0527	2	FUSE, 0.75A, 30V, SMD	F2, F3	PWRS_Q26
740S0506	2	FUSE, 0.5A, SMD	F2, F3	PWRS_Q59

APPLE COMPUTER INC.

SCALE

NONE

SHT

36

OF

69

REV.

13

NOTICE OF PROPRIETARY PROPERTY

LAST MODIFIED=Wed Sep 17 12:16:41 2003

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# FIREWIRE PHY

DRAWING








AUDIO CODEC  
& VOLTAGE REGS

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:47 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE	SHT		OF
	NONE		39 69




LINE IN BUFFER

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:48 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE		SHT	OF
NONE		40	69







HEADPHONE OUT AMP

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:16:50 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE	SHT		OF
	41		69






**MIC PREAMP**

NOTICE OF PROPRIETARY PROPERTY  
LAST\_MODIFIED=Wed Sep 17 12:16:55 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6497	13
SCALE	SHT		OF
	43		69

PLACE R4501, R4502 AND R4503 NEAR AUDIO

PLACE R4504, R4505 AND R4506 NEAR KITCHENSINK





MAXBUS I/O SUPPLY SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S4754	1	RES,FF,47.5K-OHM,1%	R930		MAXIO_1'50V
114S3014	1	RES,FF,30.1K-OHM,1%	R930		MAXIO_1'65V
114S2674	1	RES,FF,26.7K-OHM,1%	R930		MAXIO_1'70V
114S2214	1	RES,FF,22.1K-OHM,1%	R930		MAXIO_1'80V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S4754	1	RES,FF,47.5K-OHM,1%	R930		MAXIO_1'50V
114S3014	1	RES,FF,30.1K-OHM,1%	R930		MAXIO_1'65V
114S2674	1	RES,FF,26.7K-OHM,1%	R930		MAXIO_1'70V
114S2214	1	RES,FF,22.1K-OHM,1%	R930		MAXIO_1'80V


AGP I/O SUPPLY SUPPORT					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S4754	1	RES,FF,47.5K-OHM,1%	R519		AGPIO_1'50V
114S3014	1	RES,FF,30.1K-OHM,1%	R519		AGPIO_1'65V
114S2674	1	RES,FF,26.7K-OHM,1%	R519		AGPIO_1'70V
114S2214	1	RES,FF,22.1K-OHM,1%	R519		AGPIO_1'80V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S4754	1	RES,FF,47.5K-OHM,1%	R519		AGPIO_1'50V
114S3014	1	RES,FF,30.1K-OHM,1%	R519		AGPIO_1'65V
114S2674	1	RES,FF,26.7K-OHM,1%	R519		AGPIO_1'70V
114S2214	1	RES,FF,22.1K-OHM,1%	R519		AGPIO_1'80V

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:17:01 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6497	13
SCALE	SHT	OF
NONE	46	69



TABLES FOR INTREPID CORE RESISTOR VALUES TO VOLTAGES ARE LOCATED AT  
KUMA SERVER(1):HARDWARE:KUMA DESIGNS;KUMA POWER SUPPLIES;ICORE R TOLERANCE

## INTREPID CORE

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:17:02 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6497	13
SCALE	SHT	OF
NONE	47	69











PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S1005	1	RES,100K OHM,1%,1/16W,0402,SMD	R1012	FPD_12VM
116S1000	1	RES,0 OHM,5%,1/16W,0402,SMD	R1012	FPD_3V3

**+5V/+12V, AUDIO  
FW & TMDS PWR**

NOTICE OF PROPRIETARY PROPERTY  
LAST MODIFIED=Wed Sep 17 12:17:11 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	51-6497	13

## CPU POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
OUT	+MAXBUS_SLEEP	10	1.8	20
OUT	CPU_AVDD	10	1.85	20
OUT	CPU_VCORE_SLEEP	10	1.85	20

4D5< 6C5< 6D6< 7A3< 7B3< 7C3< 7C5< 7C7< 8A3<> 8D1< 8D4< 9B7< 9D8< 44B7<  
44D1< 44D2< 45D2<> 46D4< 59C8>  
4D3<  
4D3< 4D7< 8B7< 8C1< 45D2<> 59B6> 59D8>

## ETHERNET POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
OUT	ENET_AVDD	10	2.5	20

```

59D8>
59D8> 49B2<> 30B3<
43C7< 42C8< 42B7< 42B5< 41A7< 41A5< 40D5< 39D4<
59D8>
59D8> 51B4<>

```

### FIREWIRE POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
OUT1	FW_DIO_V	10	3.3	20
OUT1	FW_DIODE_BYPASS_V	10	3.3	20
OUT1	FW_PWR	10	24	20
OUT1	FW_PWR_SW	10	24	20
OUT1	FW_PHY_3_3	10	3.3	20
OUT1	FW_VGND	10	0	20
OUT1	FW_VP	10	12	20
OUT1	FW_VP1	10	12	20
OUT1	FW_VP2	10	12	20
OUT1	FW_VP_1	10	12	20
OUT1	FW_VP_2	10	12	20

```

39B7<>
41B3< 41B1<> 41A4< 41A2<> 40C6< 40B6< 40B5<> 35C1<> 35B1<
43A5< 42A6<> 42A5<> 41D3< 41C3<
36B2< 36A7<> 33D4< 33D2< 33C4< 33C2< 33B4< 33B2< 25C3< 25B3<>
36C1< 36C1<> 36B6<> 36B6<
43B7< 43A7< 29A3< 24B3<

```


GRAPHICS POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
	+3.3VFPD	10	3.6	20
DIFF	DAC2VDD	10	3.3	20
DIFF	DACVDD	10	3.3	20
DIFF	DDC_VCC_3	10	3.3	20
DIFF	DDC_VCC_5	10	5	20
DIFF	DDR_VREF	10	1.25	20
DIFF	IFP0AVCC	10	3.8	20
DIFF	IFP0VREF	10	3.8	20
DIFF	INT_TMDS_3V	10	3.6	20
DIFF	GPU_AGP_VREF	10	0.75	20
DIFF	GPU_FB_VREF	10	1.25	20
DIFF	GRAPH_CORE	10	1.6	20
DIFF	NVPLLVD	10	3.3	20
DIFF	SGRAVREF	10	1.25	20
DIFF	SGRBVREF	10	1.25	20

```

24D7< 51C1<>
22C5<
22C4<
24B3<> 59B8>
25C4< 59B8>
12A7< 14D2> 14D8<> 15D8<
23A6< 23C1<
23B4<>
24C3<> 59C8>
17A2< 17A8<
18C8<
17D4< 23C7>< 48C2<>
22D5<
20A3< 20C4< 20C8<
21A3< 21C4< 21C8<

```

17B5<>	GPU_50PULLUP	1.5	
17A5<>	GPU_50PULLDOWN	0	
17A5<	GPU_TMODE	0	

22B2<	22A5<	GPU_XTALSSIN	0	OUT
22D4<		VIPCLK	0	OUT

37B7<	CSLOT IOWAIT L	3.3	
38C6<	EIDE CSELF L	0	
38C6<	EIDE IOCS16 L	5	
38C2<	UNIDE CSELF L	0	
38C2<	UNUSED ATAIOCS16 L	5	

INTREPID POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
INT1	+1_5V_INTREPID_PLL	10	1.5	20
INT2	+1_5V_INTREPID_PLL1	10	1.5	20
INT3	+1_5V_INTREPID_PLL2	10	1.5	20
INT4	+1_5V_INTREPID_PLL3	10	1.5	20
INT5	+1_5V_INTREPID_PLL4	10	1.5	20
INT6	+1_5V_INTREPID_PLL5	10	1.5	20
INT7	+1_5V_INTREPID_PLL6	10	1.5	20
INT8	+1_5V_INTREPID_PLL7	10	1.5	20
INT9	+1_5V_INTREPID_PLL8	10	1.5	20
INT10	+1_5V_AGP	10	1.5	20
INT11	INT_AGP_VREF	10	0.75	20

```

9D4< 16D6< 28D6<> 30D5<
28C4<
28D4<
28D4<
28D4<
16D5<
30D4<
9D2<
28D4<
10D6< 11A6< 16A8< 16C2< 16D7< 17A3< 17A4< 17D5< 46B4<> 59C8<
16A7< 16C6<>

```

### MAIN POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
✓	+1_8V_MAIN	10	1.8	20
✓	+2_5V_MAIN	10	2.5	20
✓	+3V_MAIN	10	3.3	20
✓	3.8V_TRICKLE	10	3.8	20
✓	+5V_MAIN	10	5	20
✓	+12V_MAIN	10	12	20
✓	+12V_SLEEP	10	12	20
✓	GND	10	0	20
✓	AGND	10	0	20
✓	ANALOGGND	10	0	20
✓	ALTCFGND	10	0	20
✓	CHGND	10	0	20

[illegible]

## PMU POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
④	3.8VH_TRICKLE	10	3.8	20
⑤	PMU_AVCC	10	3.5	20
⑥	PMU_POWER	10	3.5	20

```
44C1< 44D7<>
44B5< 44D4<> 59C6>
29C3<> 44A5<> 44B1< 44C2< 44D5<>
```

## SYSTEM POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
	+12VSD_FILT	10	12	20
✖	FAN_12V_FILT	10	12	20
✖	KSSVSD	10	5	20
✖	LED_5V	10	5	20
✖	LED_5V_FILT	10	5	20
✖	LED_RET	10	0	20
✖	LED_RET_FILT	10	0	20

```
29A5<>
29A5<> 59C8>
29A5<> 59A8>
29A8<
29A5<> 59A8>
29A3< 51B6<
29A5<> 59A8>
```

### USB POWER CONSTRAINT TABLE

	SIG_NAME	MIN_NECK_WIDTH	VOLTAGE	MIN_LINE_WIDTH
	+3V_INTREPID_USB	10	3.3	20
✓	NEC_AVDD	10	3.3	20
✓	USB_GND	10	0	20
✓	USB_PORT_PWR	10	5	20
✓	USB_PWR	10	5	20
✓				

28C4<  
32D5<  
33A4<> 33B3<> 33C3<>  
33D3<> 33E6<>  
25B3<> 25C2< 25D3<> 33A6<>

## POWER CONSTRAINTS

NOTICE OF PROPRIETARY PROPERTY  
LAST\_MODIFIED=Wed Sep 17 12:12:35 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6497
---	----------

SCALE	SHT	OF
NONE	52	69

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																								
<div><div><div>D</div><div>C</div><div>B</div><div>A</div></div><div><table><tr><th>SIG_NAME</th><th>RATSNEST_SCHEDULE</th><th>RELATIVE_PROPAGATION_DELAY</th><th>MIN_NECK_WIDTH</th><th>MAX_EXPOSED_LENGTH</th><th>NO_TEST</th><th>FUNC_TEST</th><th>PULSE_PARAM</th></tr><tr><td>13C4&lt;&gt; 13B6&lt;&gt; 13B3&lt;&gt; 13A6&lt;&gt; 12D8&lt;&gt; 12C8&lt;&gt; 12B8&lt;&gt; MEM_DATA&lt;0..63&gt;</td><td>MEM_GROUP0:G:L:S:0:150</td><td>8 L:S::1300</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>14D6&lt;&gt; 14D4&lt;&gt; 14C6&lt;&gt; 13C8&lt;&gt; 13D4&lt;&gt; 13C7&lt;&gt; 13C4&lt;&gt; 13C2&lt;&gt; 13B6&lt;&gt; 13B2&lt;&gt; RAM_DATA_A&lt;0..63&gt;</td><td>RAM_GROUP0_A:G:L:S:0:180</td><td>8 L:S::1800</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>14C4&lt;&gt; 14B6&lt;&gt; 14B4&lt;&gt; 14A6&lt;&gt; 13D7&lt;&gt; RAM_DATA_B&lt;0..63&gt;</td><td>RAM_GROUP0_B:G:L:S:0:180</td><td>2 L:S::2400</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>13C8&lt;&gt; 13C4&lt;&gt; 13B3&lt;&gt; 13A6&lt;&gt; 12C6&lt;&gt; MEM_DQS&lt;0..7&gt;</td><td>MEM_GROUP0:G:L:S:0:180</td><td>3 L:S::1300</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>14A6&lt;&gt; 13D7&lt;&gt; 13D4&lt;&gt; 13C7&lt;&gt; 13C4&lt;&gt; 13B5&lt;&gt; 13B2&lt;&gt; RAM_DQS_A&lt;0..7&gt;</td><td>RAM_GROUP0_A:G:L:S:0:180</td><td>3 L:S::1700</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>13C7&lt;&gt; 13C4&lt;&gt; 13C2&lt;&gt; 13B6&lt;&gt; 13B2&lt;&gt; RAM_DQS_B&lt;0..7&gt;</td><td>RAM_GROUP0_B:G:L:S:0:180</td><td>2 L:S::2400</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>15D6&lt;&gt; 15C8&lt;&gt; 15C6&lt;&gt; 15B8&lt;&gt; 15B6&lt;&gt; 15A8&lt;&gt; 15A6&lt;&gt; MEM_DQM&lt;0..7&gt;</td><td>MEM_GROUP0:G:L:S:0:180</td><td>3 L:S::1300</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>13D7&lt;&gt; 13D4&lt;&gt; 13C7&lt;&gt; 13C4&lt;&gt; 13B5&lt;&gt; 13B2&lt;&gt; 13A5&lt;&gt; RAM_DQM_A&lt;0..7&gt;</td><td>RAM_GROUP0_A:G:L:S:0:180</td><td>3 L:S::1800</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>13C7&lt;&gt; 13C4&lt;&gt; 13B7&lt;&gt; 13B4&lt;&gt; 13B2&lt;&gt; 13A4&lt;&gt; 13A2&lt;&gt; 13A0&lt;&gt; RAM_DQM_B&lt;0..7&gt;</td><td>RAM_GROUP0_B:G:L:S:0:180</td><td>2 L:S::2400</td><td>3</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>12D6&lt;&gt; 12D3&lt;&gt; 12D2&lt;&gt; 12C3&lt;&gt; 12C2&lt;&gt; 12B3&lt;&gt; MEM_ADDR&lt;0..12&gt;</td><td>MEM_ADDR:G:L:S:0:200</td><td>3 L:S::600</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>15B4&lt;&gt; 14B6&lt;&gt; 14B4&lt;&gt; 12D3&lt;&gt; 12D1&lt;&gt; 12C3&lt;&gt; 12C1&lt;&gt; 12B3&lt;&gt; RAM_ADDR&lt;0..12&gt;</td><td>RAM_ADDR:G:L:S:0:1300</td><td>4 L:S::3500</td><td>200</td><td></td><td></td><td></td><td></td></tr><tr><td>15C6&lt;&gt; 15C4&lt;&gt; 15B6&lt;&gt; 12D6&lt;&gt; 12B3&lt;&gt; MEM_BA&lt;0..1&gt;</td><td>MEM_ADDR:G:L:S:0:1300</td><td>3 L:S::600</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>15B6&lt;&gt; 14B6&lt;&gt; 14B4&lt;&gt; 12B3&lt;&gt; RAM_BA&lt;0..1&gt;</td><td>RAM_ADDR:G:L:S:0:1300</td><td>4 L:S::4000</td><td>200</td><td></td><td></td><td></td><td></td></tr><tr><td>12C6&lt;&gt; 12C2&lt;&gt; 12B2&lt;&gt; MEM_CS_L&lt;0..3&gt;</td><td>MEM_ADDR:G:L:S:0:200</td><td>3 L:S::600</td><td>10 MIL SPACING</td><td></td><td></td><td></td><td></td></tr><tr><td>14B6&lt;&gt; 14B4&lt;&gt; 12C1&lt;&gt; RAM_CS_L&lt;0..1&gt;</td><td>RAM_CS_GROUP0:G:L:S:0:400</td><td>3 L:S:2000:3500</td><td>10 MIL SPACING</td><td></td><td></td><td></td><td></td></tr><tr><td>15B4&lt;&gt; 12B1&lt;&gt; RAM_CS_L&lt;2..3&gt;</td><td>RAM_CS_GROUP1:G:L:S:0:350</td><td>2 L:S:2000:3500</td><td>10 MIL SPACING</td><td></td><td></td><td></td><td></td></tr><tr><td>12C6&lt;&gt; 12A3&lt;&gt; MEM_RAS_L</td><td>MEM_ADDR:G:L:S:0 MIL:200 MIL</td><td>3 L:S::600 MIL</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>12C6&lt;&gt; 12A3&lt;&gt; MEM_CAS_L</td><td>MEM_ADDR:G:L:S:0 MIL:200 MIL</td><td>3 L:S::600 MIL</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>12C6&lt;&gt; 12B3&lt;&gt; MEM_WE_L</td><td>MEM_ADDR:G:L:S:0 MIL:280 MIL</td><td>3 L:S::600 MIL</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>15B6&lt;&gt; 14B4&lt;&gt; 12A2&lt;&gt; RAM_CAS_L</td><td>RAM_ADDR:G:L:S:0 MIL:2000 MIL</td><td>4 L:S::4000 MIL</td><td>200</td><td></td><td></td><td></td><td></td></tr><tr><td>15B4&lt;&gt; 14B4&lt;&gt; 12A2&lt;&gt; RAM_RAS_L</td><td>RAM_ADDR:G:L:S:0 MIL:2000 MIL</td><td>4 L:S::4000 MIL</td><td>200</td><td></td><td></td><td></td><td></td></tr><tr><td>15B6&lt;&gt; 14B6&lt;&gt; 12B3&lt;&gt; RAM_WE_L</td><td>RAM_ADDR:G:L:S:0 MIL:2000 MIL</td><td>4 L:S::4000 MIL</td><td>200</td><td></td><td></td><td></td><td></td></tr><tr><td>12C6&lt;&gt; 12C2&lt;&gt; 12B6&lt;&gt; 12B2&lt;&gt; MEM_CKE&lt;0..3&gt;</td><td>MEM_ADDR:G:L:S:0:200</td><td>3 L:S::600</td><td>10 MIL SPACING</td><td></td><td></td><td></td><td></td></tr><tr><td>15C1&lt;&gt; 14B6&lt;&gt; 14B4&lt;&gt; 12C1&lt;&gt; 12B1&lt;&gt; RAM_CKE&lt;0..1&gt;</td><td>RAM_CS_GROUP0:G:L:S:0:400</td><td>3 L:S::2500</td><td>10 MIL SPACING</td><td></td><td></td><td></td><td></td></tr><tr><td>15C6&lt;&gt; 15C4&lt;&gt; 15B1&lt;&gt; 15A1&lt;&gt; 12C1&lt;&gt; 12B1&lt;&gt; RAM_CKE&lt;2..3&gt;</td><td>RAM_CS_GROUP1:G:L:S:0:350</td><td>2 L:S::2500</td><td>10 MIL SPACING</td><td></td><td></td><td></td><td></td></tr><tr><td>12B6&lt;&gt; MEM_MUXSEL_H&lt;0..1&gt;</td><td></td><td>3 L:S::1000</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>12B6&lt;&gt; MEM_MUXSEL_L&lt;0..1&gt;</td><td></td><td>3 L:S::1000</td><td></td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>13C4&lt;&gt; 13A3&lt;&gt; 12D4&lt;&gt; MUX_SEL_H</td><td></td><td>4 L:S::2000 MIL</td><td>200</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>13C8&lt;&gt; 13A6&lt;&gt; 12D4&lt;&gt; MUX_SEL_L</td><td></td><td>4 L:S::2000 MIL</td><td>200</td><td></td><td></td><td></td><td>167 MHZ</td></tr><tr><td>12B6&lt;&gt; SYSCLK_DDRCLK_A0_UF</td><td></td><td>8:500 MIL:850 MIL</td><td>8 MIL SPACING</td><td>270</td><td></td><td></td><td>167 MHZ</td></tr><tr><td>14D6&lt;&gt; 12C4&lt;&gt; SYSCLK_DDRCLK_A0_L</td><td>SYSCLK_DDRCLKA0:G:L:S:0 MIL:100 MIL</td><td>3 L:S::2600 MIL</td><td>200</td><td>8 MIL SPACING</td><td>270</td><td></td><td>167 MHZ</td></tr><tr><td>12B6&lt;&gt; SYSCLK_DDRCLK_A1_UF</td><td></td><td>8:500 MIL:850 MIL</td><td>8 MIL SPACING</td><td>270</td><td></td><td></td><td>167 MHZ</td></tr><tr><td>14A4&lt;&gt; 12C4&lt;&gt; SYSCLK_DDRCLK_A1_L</td><td>SYSCLK_DDRCLKA1:G:L:S:0 MIL:100 MIL</td><td>3 L:S::2600 MIL</td><td>200</td><td>8 MIL SPACING</td><td>270</td><td></td><td>167 MHZ</td></tr><tr><td>12B6&lt;&gt; SYSCLK_DDRCLK_A2_UF</td><td></td><td>8:500 MIL:850 MIL</td><td>8 MIL SPACING</td><td>270</td><td></td><td></td><td>167 MHZ</td></tr><tr><td>12B6&lt;&gt; SYSCLK_DDRCLK_B0_UF</td><td></td><td>8:500 MIL:850 MIL</td><td>8 MIL SPACING</td><td>270</td><td></td><td></td><td>167 MHZ</td></tr><tr><td>15B4&lt;&gt; 12B4&lt;&gt; SYSCLK_DDRCLK_B0_L</td><td>SYSCLK_DDRCLKB0:G:L:S:0 MIL:100 MIL</td><td>3 L:S::3500 MIL</td><td>200</td><td>8 MIL SPACING</td><td>270</td><td></td><td>167 MHZ</td></tr><tr><td>12B6&lt;&gt; SYSCLK_DDRCLK_B1_UF</td><td></td><td>8:500 MIL:850 MIL</td><td>8 MIL SPACING</td><td>270</td><td></td><td></td><td>167 MHZ</td></tr><tr><td>15D6&lt;&gt; 12A4&lt;&gt; SYSCLK_DDRCLK_B1_L</td><td>SYSCLK_DDRCLKB1:G:L:S:0 MIL:100 MIL</td><td>3 L:S::3500 MIL</td><td>200</td><td>8 MIL SPACING</td><td>270</td><td></td><td>167 MHZ</td></tr><tr><td>12B6&lt;&gt; SYSCLK_DDRCLK_B2_UF</td><td></td><td>8:500 MIL:850 MIL</td><td>8 MIL SPACING</td><td>270</td><td></td><td></td><td>167 MHZ</td></tr><tr><td>15A6&lt;&gt; 12A4&lt;&gt; SYSCLK_DDRCLK_B2_L</td><td>SYSCLK_DDRCLKB2:G:L:S:0 MIL:100 MIL</td><td>3 L:S::3500 MIL</td><td>200</td><td>8 MIL SPACING</td><td>270</td><td></td><td>167 MHZ</td></tr><tr><td>28A6&lt; INT_REF_CLK_IN_PD</td><td></td><td>8 L:S::2500 MIL</td><td>10 MIL SPACING</td><td>270</td><td></td><td></td><td>66.56 MHZ</td></tr><tr><td>31C6&lt; 31B7&lt; 31B6&lt; 30D4&lt;&gt; 30C4&lt;&gt; 30C2&lt; 30C1&lt;&gt; 30B2&lt; PCI_AD&lt;31..0&gt;</td><td>MIN_DAISSY_CHAIN</td><td>6 L:S:6000:8000</td><td>500</td><td></td><td></td><td></td><td>33 MHZ</td></tr><tr><td>59C3&gt; 59B3&gt; 59A6&gt; 32B6&lt;&gt; 31B7&lt;&gt; 30C5&lt;&gt; 30B7&lt;&gt; PCI_CBE&lt;3..0&gt;</td><td>MIN_DAISSY_CHAIN</td><td>6 L:S:6000:8000</td><td>500</td><td></td><td></td><td></td><td>33 MHZ</td></tr><tr><td>59A6&gt; 32B6&lt;&gt; 31B7&lt;&gt; 30C5&lt;&gt; 30B7&lt;&gt; PCI_FRAME_L</td><td>MIN_DAISSY_CHAIN</td><td>L:S:6000 MIL:8000 MIL</td><td>500</td><td></td><td></td><td></td><td>33 MHZ</td></tr></table></div><div>DIGITAL SIGNAL CONSTRAINTS</div></div>								SIG_NAME	RATSNEST_SCHEDULE	RELATIVE_PROPAGATION_DELAY	MIN_NECK_WIDTH	MAX_EXPOSED_LENGTH	NO_TEST	FUNC_TEST	PULSE_PARAM	13C4<> 13B6<> 13B3<> 13A6<> 12D8<> 12C8<> 12B8<> MEM_DATA<0..63>	MEM_GROUP0:G:L:S:0:150	8 L:S::1300	3				167 MHZ	14D6<> 14D4<> 14C6<> 13C8<> 13D4<> 13C7<> 13C4<> 13C2<> 13B6<> 13B2<> RAM_DATA_A<0..63>	RAM_GROUP0_A:G:L:S:0:180	8 L:S::1800	3				167 MHZ	14C4<> 14B6<> 14B4<> 14A6<> 13D7<> RAM_DATA_B<0..63>	RAM_GROUP0_B:G:L:S:0:180	2 L:S::2400	3				167 MHZ	13C8<> 13C4<> 13B3<> 13A6<> 12C6<> MEM_DQS<0..7>	MEM_GROUP0:G:L:S:0:180	3 L:S::1300	3				167 MHZ	14A6<> 13D7<> 13D4<> 13C7<> 13C4<> 13B5<> 13B2<> RAM_DQS_A<0..7>	RAM_GROUP0_A:G:L:S:0:180	3 L:S::1700	3				167 MHZ	13C7<> 13C4<> 13C2<> 13B6<> 13B2<> RAM_DQS_B<0..7>	RAM_GROUP0_B:G:L:S:0:180	2 L:S::2400	3				167 MHZ	15D6<> 15C8<> 15C6<> 15B8<> 15B6<> 15A8<> 15A6<> MEM_DQM<0..7>	MEM_GROUP0:G:L:S:0:180	3 L:S::1300	3				167 MHZ	13D7<> 13D4<> 13C7<> 13C4<> 13B5<> 13B2<> 13A5<> RAM_DQM_A<0..7>	RAM_GROUP0_A:G:L:S:0:180	3 L:S::1800	3				167 MHZ	13C7<> 13C4<> 13B7<> 13B4<> 13B2<> 13A4<> 13A2<> 13A0<> RAM_DQM_B<0..7>	RAM_GROUP0_B:G:L:S:0:180	2 L:S::2400	3				167 MHZ	12D6<> 12D3<> 12D2<> 12C3<> 12C2<> 12B3<> MEM_ADDR<0..12>	MEM_ADDR:G:L:S:0:200	3 L:S::600						15B4<> 14B6<> 14B4<> 12D3<> 12D1<> 12C3<> 12C1<> 12B3<> RAM_ADDR<0..12>	RAM_ADDR:G:L:S:0:1300	4 L:S::3500	200					15C6<> 15C4<> 15B6<> 12D6<> 12B3<> MEM_BA<0..1>	MEM_ADDR:G:L:S:0:1300	3 L:S::600						15B6<> 14B6<> 14B4<> 12B3<> RAM_BA<0..1>	RAM_ADDR:G:L:S:0:1300	4 L:S::4000	200					12C6<> 12C2<> 12B2<> MEM_CS_L<0..3>	MEM_ADDR:G:L:S:0:200	3 L:S::600	10 MIL SPACING					14B6<> 14B4<> 12C1<> RAM_CS_L<0..1>	RAM_CS_GROUP0:G:L:S:0:400	3 L:S:2000:3500	10 MIL SPACING					15B4<> 12B1<> RAM_CS_L<2..3>	RAM_CS_GROUP1:G:L:S:0:350	2 L:S:2000:3500	10 MIL SPACING					12C6<> 12A3<> MEM_RAS_L	MEM_ADDR:G:L:S:0 MIL:200 MIL	3 L:S::600 MIL						12C6<> 12A3<> MEM_CAS_L	MEM_ADDR:G:L:S:0 MIL:200 MIL	3 L:S::600 MIL						12C6<> 12B3<> MEM_WE_L	MEM_ADDR:G:L:S:0 MIL:280 MIL	3 L:S::600 MIL						15B6<> 14B4<> 12A2<> RAM_CAS_L	RAM_ADDR:G:L:S:0 MIL:2000 MIL	4 L:S::4000 MIL	200					15B4<> 14B4<> 12A2<> RAM_RAS_L	RAM_ADDR:G:L:S:0 MIL:2000 MIL	4 L:S::4000 MIL	200					15B6<> 14B6<> 12B3<> RAM_WE_L	RAM_ADDR:G:L:S:0 MIL:2000 MIL	4 L:S::4000 MIL	200					12C6<> 12C2<> 12B6<> 12B2<> MEM_CKE<0..3>	MEM_ADDR:G:L:S:0:200	3 L:S::600	10 MIL SPACING					15C1<> 14B6<> 14B4<> 12C1<> 12B1<> RAM_CKE<0..1>	RAM_CS_GROUP0:G:L:S:0:400	3 L:S::2500	10 MIL SPACING					15C6<> 15C4<> 15B1<> 15A1<> 12C1<> 12B1<> RAM_CKE<2..3>	RAM_CS_GROUP1:G:L:S:0:350	2 L:S::2500	10 MIL SPACING					12B6<> MEM_MUXSEL_H<0..1>		3 L:S::1000						12B6<> MEM_MUXSEL_L<0..1>		3 L:S::1000					167 MHZ	13C4<> 13A3<> 12D4<> MUX_SEL_H		4 L:S::2000 MIL	200				167 MHZ	13C8<> 13A6<> 12D4<> MUX_SEL_L		4 L:S::2000 MIL	200				167 MHZ	12B6<> SYSCLK_DDRCLK_A0_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ	14D6<> 12C4<> SYSCLK_DDRCLK_A0_L	SYSCLK_DDRCLKA0:G:L:S:0 MIL:100 MIL	3 L:S::2600 MIL	200	8 MIL SPACING	270		167 MHZ	12B6<> SYSCLK_DDRCLK_A1_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ	14A4<> 12C4<> SYSCLK_DDRCLK_A1_L	SYSCLK_DDRCLKA1:G:L:S:0 MIL:100 MIL	3 L:S::2600 MIL	200	8 MIL SPACING	270		167 MHZ	12B6<> SYSCLK_DDRCLK_A2_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ	12B6<> SYSCLK_DDRCLK_B0_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ	15B4<> 12B4<> SYSCLK_DDRCLK_B0_L	SYSCLK_DDRCLKB0:G:L:S:0 MIL:100 MIL	3 L:S::3500 MIL	200	8 MIL SPACING	270		167 MHZ	12B6<> SYSCLK_DDRCLK_B1_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ	15D6<> 12A4<> SYSCLK_DDRCLK_B1_L	SYSCLK_DDRCLKB1:G:L:S:0 MIL:100 MIL	3 L:S::3500 MIL	200	8 MIL SPACING	270		167 MHZ	12B6<> SYSCLK_DDRCLK_B2_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ	15A6<> 12A4<> SYSCLK_DDRCLK_B2_L	SYSCLK_DDRCLKB2:G:L:S:0 MIL:100 MIL	3 L:S::3500 MIL	200	8 MIL SPACING	270		167 MHZ	28A6< INT_REF_CLK_IN_PD		8 L:S::2500 MIL	10 MIL SPACING	270			66.56 MHZ	31C6< 31B7< 31B6< 30D4<> 30C4<> 30C2< 30C1<> 30B2< PCI_AD<31..0>	MIN_DAISSY_CHAIN	6 L:S:6000:8000	500				33 MHZ	59C3> 59B3> 59A6> 32B6<> 31B7<> 30C5<> 30B7<> PCI_CBE<3..0>	MIN_DAISSY_CHAIN	6 L:S:6000:8000	500				33 MHZ	59A6> 32B6<> 31B7<> 30C5<> 30B7<> PCI_FRAME_L	MIN_DAISSY_CHAIN	L:S:6000 MIL:8000 MIL	500				33 MHZ
SIG_NAME	RATSNEST_SCHEDULE	RELATIVE_PROPAGATION_DELAY	MIN_NECK_WIDTH	MAX_EXPOSED_LENGTH	NO_TEST	FUNC_TEST	PULSE_PARAM																																																																																																																																																																																																																																																																																																																																																																								
13C4<> 13B6<> 13B3<> 13A6<> 12D8<> 12C8<> 12B8<> MEM_DATA<0..63>	MEM_GROUP0:G:L:S:0:150	8 L:S::1300	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
14D6<> 14D4<> 14C6<> 13C8<> 13D4<> 13C7<> 13C4<> 13C2<> 13B6<> 13B2<> RAM_DATA_A<0..63>	RAM_GROUP0_A:G:L:S:0:180	8 L:S::1800	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
14C4<> 14B6<> 14B4<> 14A6<> 13D7<> RAM_DATA_B<0..63>	RAM_GROUP0_B:G:L:S:0:180	2 L:S::2400	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
13C8<> 13C4<> 13B3<> 13A6<> 12C6<> MEM_DQS<0..7>	MEM_GROUP0:G:L:S:0:180	3 L:S::1300	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
14A6<> 13D7<> 13D4<> 13C7<> 13C4<> 13B5<> 13B2<> RAM_DQS_A<0..7>	RAM_GROUP0_A:G:L:S:0:180	3 L:S::1700	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
13C7<> 13C4<> 13C2<> 13B6<> 13B2<> RAM_DQS_B<0..7>	RAM_GROUP0_B:G:L:S:0:180	2 L:S::2400	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
15D6<> 15C8<> 15C6<> 15B8<> 15B6<> 15A8<> 15A6<> MEM_DQM<0..7>	MEM_GROUP0:G:L:S:0:180	3 L:S::1300	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
13D7<> 13D4<> 13C7<> 13C4<> 13B5<> 13B2<> 13A5<> RAM_DQM_A<0..7>	RAM_GROUP0_A:G:L:S:0:180	3 L:S::1800	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
13C7<> 13C4<> 13B7<> 13B4<> 13B2<> 13A4<> 13A2<> 13A0<> RAM_DQM_B<0..7>	RAM_GROUP0_B:G:L:S:0:180	2 L:S::2400	3				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12D6<> 12D3<> 12D2<> 12C3<> 12C2<> 12B3<> MEM_ADDR<0..12>	MEM_ADDR:G:L:S:0:200	3 L:S::600																																																																																																																																																																																																																																																																																																																																																																													
15B4<> 14B6<> 14B4<> 12D3<> 12D1<> 12C3<> 12C1<> 12B3<> RAM_ADDR<0..12>	RAM_ADDR:G:L:S:0:1300	4 L:S::3500	200																																																																																																																																																																																																																																																																																																																																																																												
15C6<> 15C4<> 15B6<> 12D6<> 12B3<> MEM_BA<0..1>	MEM_ADDR:G:L:S:0:1300	3 L:S::600																																																																																																																																																																																																																																																																																																																																																																													
15B6<> 14B6<> 14B4<> 12B3<> RAM_BA<0..1>	RAM_ADDR:G:L:S:0:1300	4 L:S::4000	200																																																																																																																																																																																																																																																																																																																																																																												
12C6<> 12C2<> 12B2<> MEM_CS_L<0..3>	MEM_ADDR:G:L:S:0:200	3 L:S::600	10 MIL SPACING																																																																																																																																																																																																																																																																																																																																																																												
14B6<> 14B4<> 12C1<> RAM_CS_L<0..1>	RAM_CS_GROUP0:G:L:S:0:400	3 L:S:2000:3500	10 MIL SPACING																																																																																																																																																																																																																																																																																																																																																																												
15B4<> 12B1<> RAM_CS_L<2..3>	RAM_CS_GROUP1:G:L:S:0:350	2 L:S:2000:3500	10 MIL SPACING																																																																																																																																																																																																																																																																																																																																																																												
12C6<> 12A3<> MEM_RAS_L	MEM_ADDR:G:L:S:0 MIL:200 MIL	3 L:S::600 MIL																																																																																																																																																																																																																																																																																																																																																																													
12C6<> 12A3<> MEM_CAS_L	MEM_ADDR:G:L:S:0 MIL:200 MIL	3 L:S::600 MIL																																																																																																																																																																																																																																																																																																																																																																													
12C6<> 12B3<> MEM_WE_L	MEM_ADDR:G:L:S:0 MIL:280 MIL	3 L:S::600 MIL																																																																																																																																																																																																																																																																																																																																																																													
15B6<> 14B4<> 12A2<> RAM_CAS_L	RAM_ADDR:G:L:S:0 MIL:2000 MIL	4 L:S::4000 MIL	200																																																																																																																																																																																																																																																																																																																																																																												
15B4<> 14B4<> 12A2<> RAM_RAS_L	RAM_ADDR:G:L:S:0 MIL:2000 MIL	4 L:S::4000 MIL	200																																																																																																																																																																																																																																																																																																																																																																												
15B6<> 14B6<> 12B3<> RAM_WE_L	RAM_ADDR:G:L:S:0 MIL:2000 MIL	4 L:S::4000 MIL	200																																																																																																																																																																																																																																																																																																																																																																												
12C6<> 12C2<> 12B6<> 12B2<> MEM_CKE<0..3>	MEM_ADDR:G:L:S:0:200	3 L:S::600	10 MIL SPACING																																																																																																																																																																																																																																																																																																																																																																												
15C1<> 14B6<> 14B4<> 12C1<> 12B1<> RAM_CKE<0..1>	RAM_CS_GROUP0:G:L:S:0:400	3 L:S::2500	10 MIL SPACING																																																																																																																																																																																																																																																																																																																																																																												
15C6<> 15C4<> 15B1<> 15A1<> 12C1<> 12B1<> RAM_CKE<2..3>	RAM_CS_GROUP1:G:L:S:0:350	2 L:S::2500	10 MIL SPACING																																																																																																																																																																																																																																																																																																																																																																												
12B6<> MEM_MUXSEL_H<0..1>		3 L:S::1000																																																																																																																																																																																																																																																																																																																																																																													
12B6<> MEM_MUXSEL_L<0..1>		3 L:S::1000					167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
13C4<> 13A3<> 12D4<> MUX_SEL_H		4 L:S::2000 MIL	200				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
13C8<> 13A6<> 12D4<> MUX_SEL_L		4 L:S::2000 MIL	200				167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12B6<> SYSCLK_DDRCLK_A0_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
14D6<> 12C4<> SYSCLK_DDRCLK_A0_L	SYSCLK_DDRCLKA0:G:L:S:0 MIL:100 MIL	3 L:S::2600 MIL	200	8 MIL SPACING	270		167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12B6<> SYSCLK_DDRCLK_A1_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
14A4<> 12C4<> SYSCLK_DDRCLK_A1_L	SYSCLK_DDRCLKA1:G:L:S:0 MIL:100 MIL	3 L:S::2600 MIL	200	8 MIL SPACING	270		167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12B6<> SYSCLK_DDRCLK_A2_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12B6<> SYSCLK_DDRCLK_B0_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
15B4<> 12B4<> SYSCLK_DDRCLK_B0_L	SYSCLK_DDRCLKB0:G:L:S:0 MIL:100 MIL	3 L:S::3500 MIL	200	8 MIL SPACING	270		167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12B6<> SYSCLK_DDRCLK_B1_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
15D6<> 12A4<> SYSCLK_DDRCLK_B1_L	SYSCLK_DDRCLKB1:G:L:S:0 MIL:100 MIL	3 L:S::3500 MIL	200	8 MIL SPACING	270		167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
12B6<> SYSCLK_DDRCLK_B2_UF		8:500 MIL:850 MIL	8 MIL SPACING	270			167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
15A6<> 12A4<> SYSCLK_DDRCLK_B2_L	SYSCLK_DDRCLKB2:G:L:S:0 MIL:100 MIL	3 L:S::3500 MIL	200	8 MIL SPACING	270		167 MHZ																																																																																																																																																																																																																																																																																																																																																																								
28A6< INT_REF_CLK_IN_PD		8 L:S::2500 MIL	10 MIL SPACING	270			66.56 MHZ																																																																																																																																																																																																																																																																																																																																																																								
31C6< 31B7< 31B6< 30D4<> 30C4<> 30C2< 30C1<> 30B2< PCI_AD<31..0>	MIN_DAISSY_CHAIN	6 L:S:6000:8000	500				33 MHZ																																																																																																																																																																																																																																																																																																																																																																								
59C3> 59B3> 59A6> 32B6<> 31B7<> 30C5<> 30B7<> PCI_CBE<3..0>	MIN_DAISSY_CHAIN	6 L:S:6000:8000	500				33 MHZ																																																																																																																																																																																																																																																																																																																																																																								
59A6> 32B6<> 31B7<> 30C5<> 30B7<> PCI_FRAME_L	MIN_DAISSY_CHAIN	L:S:6000 MIL:8000 MIL	500				33 MHZ																																																																																																																																																																																																																																																																																																																																																																								
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																								

SIGNAL CONSTRAINTS

NOTICE OF PROPRIETARY PROPERTY  
LAST\_MODIFIED=Wed Sep 17 12:12:36 2003  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6497

REV.

13

SCALE

NONE

SHT

53

OF

69

[illegible]

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
D	DIGITAL SIGNALS								D																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
C	RATSNEST_SCHEDULE								C																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
B	<table> <tr> <th>GROUP</th><th>SIG_NAME</th><th>RELATIVE_PROPAGATION_DELAY</th><th>MAX VIAS</th><th>PROPAGATION_DELAY</th><th>STUB_LENGTH</th><th>NET_SPACING_TYPE</th><th>MAX EXPOSED LENGTH</th><th>PULSE PARAM</th><th></th></tr> <tr><td></td><td>FBD&lt;0..63&gt;</td><td>GPU_FBDATA A:G:L:S:0:225</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18E8&lt;&gt; 18F8&lt;&gt; 18G8&lt;&gt; 19C5&lt; 19C8&lt; 19D5&lt; 19D8&lt;</td></tr> <tr><td></td><td>RFB&lt;0..63&gt;</td><td>RAM_FBDATA A:G:L:S:0:300</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>19C4&lt; 19C7&lt; 19D4&lt; 19D7&lt; 20B1&lt;&gt; 20B5&lt;&gt; 20C1&lt;&gt; 20C5&lt;&gt;</td></tr> <tr><td></td><td>FBDQM&lt;0..7&gt;</td><td>GPU_FBDQM A:G:L:S:0:250</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18D8&gt; 18G3&lt;</td></tr> <tr><td></td><td>RFBDM&lt;0..7&gt;</td><td>RAM_FBDQM A:G:L:S:0:250</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18G2&lt; 20C2&lt; 20C6&lt;</td></tr> <tr><td></td><td>FBA&lt;0..12&gt;</td><td>GPU_FBADDR A:G:L:S:0:200</td><td>L:S::700</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C8&gt; 18D8&gt; 18E3&lt; 18F3&lt;</td></tr> <tr><td></td><td>RFB&lt;0..12&gt;</td><td>RAM_FBADDR A:G:L:S:0:330</td><td>L:S::2400</td><td>2350</td><td></td><td></td><td></td><td>300 MHZ</td><td>18E2&lt;&gt; 18F2&lt;&gt; 20C2&lt; 20C6&lt; 20D2&lt; 20D6&lt;</td></tr> <tr><td></td><td>FBABA&lt;0..1&gt;</td><td>GPU_FBADDR A:G:L:S:0:200</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C8&lt;&gt; 18E3&lt;</td></tr> <tr><td></td><td>RFBABA&lt;0..1&gt;</td><td>RAM_FBADDR A:G:L:S:0:330</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18E2&lt;&gt; 20C2&lt; 20C6&lt;</td></tr> <tr><td></td><td>FBARAS L</td><td>GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C8&gt; 18G3&lt;</td></tr> <tr><td></td><td>FBACAS L</td><td>GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C8&gt; 18G3&lt;</td></tr> <tr><td></td><td>FBABWE L</td><td>GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C8&gt; 18F3&lt;</td></tr> <tr><td></td><td>FBACS0 L</td><td>GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C8&gt; 18F3&lt;</td></tr> <tr><td></td><td>FBACEKE</td><td>GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL</td><td>100</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18D3&lt; 18D7&lt;&gt;</td></tr> <tr><td></td><td>RFBARAS L</td><td>RAM_FBCNTL A:G:L:S:0 MIL:350 MTS::2700 MIL</td><td>50</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18G2&lt;&gt; 20B2&lt; 20B6&lt;</td></tr> <tr><td></td><td>RFBACAS L</td><td>RAM_FBCNTL A:G:L:S:0 MIL:400 MTS::2700 MIL</td><td>50</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18G2&lt;&gt; 20B2&lt; 20B6&lt;</td></tr> <tr><td></td><td>RFBABWE L</td><td>RAM_FBCNTL A:G:L:S:0 MIL:500 MTS::2700 MIL</td><td>50</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18F2&lt;&gt; 20B2&lt; 20B6&lt;</td></tr> <tr><td></td><td>RFBACS0 L</td><td>RAM_FBCNTL A:G:L:S:0 MIL:350 MTS::2700 MIL</td><td>50</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18F2&lt;&gt; 20B2&lt; 20B6&lt;</td></tr> <tr><td></td><td>RFBACEKE</td><td>RAM_FBCNTL A:G:L:S:0 MIL:500 MTS::2700 MIL</td><td>50</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18D2&lt;&gt; 20C2&lt; 20C6&lt;</td></tr> <tr><td></td><td>FBDQS&lt;0..7&gt;</td><td>GPU_FBDQS A:G:L:S:0:180</td><td>L:S::350</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C7&lt;&gt; 19A8&lt;</td></tr> <tr><td></td><td>RFBDS&lt;0..7&gt;</td><td>FB_DSQTERM A:G:L:S:0:30</td><td>L:S::1500</td><td></td><td></td><td>10 MIL SPACING</td><td></td><td>300 MHZ</td><td>19A7&lt;</td></tr> <tr><td></td><td>FBACLK0</td><td>GPU_FBDQS A:G:L:S:0:55</td><td>L:S::150</td><td></td><td></td><td>10 MIL SPACING</td><td></td><td>300 MHZ</td><td>19A6&lt; 20C2&lt;&gt; 20C6&lt;&gt;</td></tr> <tr><td></td><td>RFBCLK0_L</td><td>GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>18D7&gt; 19C3&lt;</td></tr> <tr><td></td><td>FBACLK1</td><td>GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>18D7&gt; 19C3&lt;</td></tr> <tr><td></td><td>RFBCLK1_L</td><td>GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>18D7&gt; 19D3&lt;</td></tr> <tr><td></td><td>RFBCLK1</td><td>RAM_FBCLK A:G:L:S:0 MIL:80 MIL:L:S::2500 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>19D1&lt; 20C2&lt;</td></tr> <tr><td></td><td>RFBCLK1_L</td><td>RAM_FBCLK A:G:L:S:0 MIL:80 MIL:L:S::2500 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>19D1&lt; 20C2&lt;</td></tr> <tr><td></td><td>RFBCLK0</td><td>RAM_FBCLK A:G:L:S:0 MIL:70 MIL:L:S::2500 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>19C1&lt; 20C6&lt;</td></tr> <tr><td></td><td>RFBCLK0_L</td><td>RAM_FBCLK A:G:L:S:0 MIL:70 MIL:L:S::2500 MIL</td><td></td><td></td><td></td><td></td><td>200</td><td>300 MHZ</td><td>19C1&lt; 20C6&lt;</td></tr> <tr><td>A</td><td> <table> <tr><td></td><td>FBD&lt;64..127&gt;</td><td>GPU_FBDATA B:G:L:S:0:225</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18E5&lt;&gt; 18F5&lt;&gt; 18G5&lt;&gt; 19B5&lt; 19B8&lt; 19C5&lt; 19C8&lt;</td></tr> <tr><td></td><td>RFB&lt;64..127&gt;</td><td>RAM_FBDATA B:G:L:S:0:325</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>19B4&lt; 19B7&lt; 19C4&lt; 19C7&lt; 21B1&lt;&gt; 21B5&lt;&gt; 21C1&lt;&gt; 21C5&lt;&gt;</td></tr> <tr><td></td><td>FBDQM&lt;8..15&gt;</td><td>GPU_FBDQM B:G:L:S:0:120</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D3&lt; 18D5&gt;</td></tr> <tr><td></td><td>RFBDM&lt;8..15&gt;</td><td>RAM_FBDQM B:G:L:S:0:120</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt; 18D2&lt; 21C2&lt; 21C6&lt;</td></tr> <tr><td></td><td>FBB&lt;0..12&gt;</td><td>GPU_FBADDR B:G:L:S:0:320</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18B3&lt; 18C3&lt; 18C5&lt;&gt; 18D5&lt;&gt;</td></tr> <tr><td></td><td>RFB&lt;0..12&gt;</td><td>RAM_FBADDR B:G:L:S:0:370</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18B2&lt;&gt; 18C2&lt;&gt; 21C2&lt; 21C6&lt; 21D2&lt; 21D6&lt;</td></tr> <tr><td></td><td>FBBBA&lt;0..1&gt;</td><td>GPU_FBADDR B</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18C5&lt;&gt;</td></tr> <tr><td></td><td>RFBBA&lt;0..1&gt;</td><td>RAM_FBADDR B:G:L:S:0:370</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18A2&lt;&gt; 21C2&lt; 21C6&lt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18C4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td>100</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18C4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td>&lt;/</tr></table></td></tr></table>	GROUP	SIG_NAME	RELATIVE_PROPAGATION_DELAY	MAX VIAS	PROPAGATION_DELAY	STUB_LENGTH	NET_SPACING_TYPE	MAX EXPOSED LENGTH	PULSE PARAM			FBD<0..63>	GPU_FBDATA A:G:L:S:0:225	L:S::800					300 MHZ	18E8<> 18F8<> 18G8<> 19C5< 19C8< 19D5< 19D8<		RFB<0..63>	RAM_FBDATA A:G:L:S:0:300	L:S::1000					300 MHZ	19C4< 19C7< 19D4< 19D7< 20B1<> 20B5<> 20C1<> 20C5<>		FBDQM<0..7>	GPU_FBDQM A:G:L:S:0:250	L:S::800					300 MHZ	18D8> 18G3<		RFBDM<0..7>	RAM_FBDQM A:G:L:S:0:250	L:S::1000					300 MHZ	18G2< 20C2< 20C6<		FBA<0..12>	GPU_FBADDR A:G:L:S:0:200	L:S::700					300 MHZ	18C8> 18D8> 18E3< 18F3<		RFB<0..12>	RAM_FBADDR A:G:L:S:0:330	L:S::2400	2350				300 MHZ	18E2<> 18F2<> 20C2< 20C6< 20D2< 20D6<		FBABA<0..1>	GPU_FBADDR A:G:L:S:0:200	L:S::600					300 MHZ	18C8<> 18E3<		RFBABA<0..1>	RAM_FBADDR A:G:L:S:0:330	L:S::2400	50				300 MHZ	18E2<> 20C2< 20C6<		FBARAS L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18G3<		FBACAS L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18G3<		FBABWE L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18F3<		FBACS0 L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18F3<		FBACEKE	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL	100					300 MHZ	18D3< 18D7<>		RFBARAS L	RAM_FBCNTL A:G:L:S:0 MIL:350 MTS::2700 MIL	50					300 MHZ	18G2<> 20B2< 20B6<		RFBACAS L	RAM_FBCNTL A:G:L:S:0 MIL:400 MTS::2700 MIL	50					300 MHZ	18G2<> 20B2< 20B6<		RFBABWE L	RAM_FBCNTL A:G:L:S:0 MIL:500 MTS::2700 MIL	50					300 MHZ	18F2<> 20B2< 20B6<		RFBACS0 L	RAM_FBCNTL A:G:L:S:0 MIL:350 MTS::2700 MIL	50					300 MHZ	18F2<> 20B2< 20B6<		RFBACEKE	RAM_FBCNTL A:G:L:S:0 MIL:500 MTS::2700 MIL	50					300 MHZ	18D2<> 20C2< 20C6<		FBDQS<0..7>	GPU_FBDQS A:G:L:S:0:180	L:S::350					300 MHZ	18C7<> 19A8<		RFBDS<0..7>	FB_DSQTERM A:G:L:S:0:30	L:S::1500			10 MIL SPACING		300 MHZ	19A7<		FBACLK0	GPU_FBDQS A:G:L:S:0:55	L:S::150			10 MIL SPACING		300 MHZ	19A6< 20C2<> 20C6<>		RFBCLK0_L	GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL					200	300 MHZ	18D7> 19C3<		FBACLK1	GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL					200	300 MHZ	18D7> 19C3<		RFBCLK1_L	GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL					200	300 MHZ	18D7> 19D3<		RFBCLK1	RAM_FBCLK A:G:L:S:0 MIL:80 MIL:L:S::2500 MIL					200	300 MHZ	19D1< 20C2<		RFBCLK1_L	RAM_FBCLK A:G:L:S:0 MIL:80 MIL:L:S::2500 MIL					200	300 MHZ	19D1< 20C2<		RFBCLK0	RAM_FBCLK A:G:L:S:0 MIL:70 MIL:L:S::2500 MIL					200	300 MHZ	19C1< 20C6<		RFBCLK0_L	RAM_FBCLK A:G:L:S:0 MIL:70 MIL:L:S::2500 MIL					200	300 MHZ	19C1< 20C6<	A	<table> <tr><td></td><td>FBD&lt;64..127&gt;</td><td>GPU_FBDATA B:G:L:S:0:225</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18E5&lt;&gt; 18F5&lt;&gt; 18G5&lt;&gt; 19B5&lt; 19B8&lt; 19C5&lt; 19C8&lt;</td></tr> <tr><td></td><td>RFB&lt;64..127&gt;</td><td>RAM_FBDATA B:G:L:S:0:325</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>19B4&lt; 19B7&lt; 19C4&lt; 19C7&lt; 21B1&lt;&gt; 21B5&lt;&gt; 21C1&lt;&gt; 21C5&lt;&gt;</td></tr> <tr><td></td><td>FBDQM&lt;8..15&gt;</td><td>GPU_FBDQM B:G:L:S:0:120</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D3&lt; 18D5&gt;</td></tr> <tr><td></td><td>RFBDM&lt;8..15&gt;</td><td>RAM_FBDQM B:G:L:S:0:120</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt; 18D2&lt; 21C2&lt; 21C6&lt;</td></tr> <tr><td></td><td>FBB&lt;0..12&gt;</td><td>GPU_FBADDR B:G:L:S:0:320</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18B3&lt; 18C3&lt; 18C5&lt;&gt; 18D5&lt;&gt;</td></tr> <tr><td></td><td>RFB&lt;0..12&gt;</td><td>RAM_FBADDR B:G:L:S:0:370</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18B2&lt;&gt; 18C2&lt;&gt; 21C2&lt; 21C6&lt; 21D2&lt; 21D6&lt;</td></tr> <tr><td></td><td>FBBBA&lt;0..1&gt;</td><td>GPU_FBADDR B</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18C5&lt;&gt;</td></tr> <tr><td></td><td>RFBBA&lt;0..1&gt;</td><td>RAM_FBADDR B:G:L:S:0:370</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18A2&lt;&gt; 21C2&lt; 21C6&lt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18C4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td>100</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18C4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td>&lt;/</tr></table>		FBD<64..127>	GPU_FBDATA B:G:L:S:0:225	L:S::800					300 MHZ	18E5<> 18F5<> 18G5<> 19B5< 19B8< 19C5< 19C8<		RFB<64..127>	RAM_FBDATA B:G:L:S:0:325	L:S::1000					300 MHZ	19B4< 19B7< 19C4< 19C7< 21B1<> 21B5<> 21C1<> 21C5<>		FBDQM<8..15>	GPU_FBDQM B:G:L:S:0:120	L:S::800					300 MHZ	18C3< 18D3< 18D5>		RFBDM<8..15>	RAM_FBDQM B:G:L:S:0:120	L:S::1000					300 MHZ	18C2< 18D2< 21C2< 21C6<		FBB<0..12>	GPU_FBADDR B:G:L:S:0:320	L:S::600					300 MHZ	18A3< 18B3< 18C3< 18C5<> 18D5<>		RFB<0..12>	RAM_FBADDR B:G:L:S:0:370	L:S::2400	50				300 MHZ	18B2<> 18C2<> 21C2< 21C6< 21D2< 21D6<		FBBBA<0..1>	GPU_FBADDR B	L:S::600					300 MHZ	18A3< 18C5<>		RFBBA<0..1>	RAM_FBADDR B:G:L:S:0:370	L:S::2400	50				300 MHZ	18A2<> 21C2< 21C6<		FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>		FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>		FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>		FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18C4<>		FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL	100					300 MHZ	18A3< 18C4<>		FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<
GROUP	SIG_NAME	RELATIVE_PROPAGATION_DELAY	MAX VIAS	PROPAGATION_DELAY	STUB_LENGTH	NET_SPACING_TYPE	MAX EXPOSED LENGTH	PULSE PARAM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
	FBD<0..63>	GPU_FBDATA A:G:L:S:0:225	L:S::800					300 MHZ	18E8<> 18F8<> 18G8<> 19C5< 19C8< 19D5< 19D8<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFB<0..63>	RAM_FBDATA A:G:L:S:0:300	L:S::1000					300 MHZ	19C4< 19C7< 19D4< 19D7< 20B1<> 20B5<> 20C1<> 20C5<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBDQM<0..7>	GPU_FBDQM A:G:L:S:0:250	L:S::800					300 MHZ	18D8> 18G3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBDM<0..7>	RAM_FBDQM A:G:L:S:0:250	L:S::1000					300 MHZ	18G2< 20C2< 20C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBA<0..12>	GPU_FBADDR A:G:L:S:0:200	L:S::700					300 MHZ	18C8> 18D8> 18E3< 18F3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFB<0..12>	RAM_FBADDR A:G:L:S:0:330	L:S::2400	2350				300 MHZ	18E2<> 18F2<> 20C2< 20C6< 20D2< 20D6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBABA<0..1>	GPU_FBADDR A:G:L:S:0:200	L:S::600					300 MHZ	18C8<> 18E3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBABA<0..1>	RAM_FBADDR A:G:L:S:0:330	L:S::2400	50				300 MHZ	18E2<> 20C2< 20C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBARAS L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18G3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBACAS L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18G3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBABWE L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18F3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBACS0 L	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL						300 MHZ	18C8> 18F3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBACEKE	GPU_FBCNTL A:G:L:S:0 MIL:200 MTS::400 MIL	100					300 MHZ	18D3< 18D7<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBARAS L	RAM_FBCNTL A:G:L:S:0 MIL:350 MTS::2700 MIL	50					300 MHZ	18G2<> 20B2< 20B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBACAS L	RAM_FBCNTL A:G:L:S:0 MIL:400 MTS::2700 MIL	50					300 MHZ	18G2<> 20B2< 20B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBABWE L	RAM_FBCNTL A:G:L:S:0 MIL:500 MTS::2700 MIL	50					300 MHZ	18F2<> 20B2< 20B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBACS0 L	RAM_FBCNTL A:G:L:S:0 MIL:350 MTS::2700 MIL	50					300 MHZ	18F2<> 20B2< 20B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBACEKE	RAM_FBCNTL A:G:L:S:0 MIL:500 MTS::2700 MIL	50					300 MHZ	18D2<> 20C2< 20C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBDQS<0..7>	GPU_FBDQS A:G:L:S:0:180	L:S::350					300 MHZ	18C7<> 19A8<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBDS<0..7>	FB_DSQTERM A:G:L:S:0:30	L:S::1500			10 MIL SPACING		300 MHZ	19A7<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBACLK0	GPU_FBDQS A:G:L:S:0:55	L:S::150			10 MIL SPACING		300 MHZ	19A6< 20C2<> 20C6<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBCLK0_L	GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL					200	300 MHZ	18D7> 19C3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBACLK1	GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL					200	300 MHZ	18D7> 19C3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBCLK1_L	GPU_FBCLK A:G:L:S:0 MIL:50 MIL:L:S::150 MIL					200	300 MHZ	18D7> 19D3<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBCLK1	RAM_FBCLK A:G:L:S:0 MIL:80 MIL:L:S::2500 MIL					200	300 MHZ	19D1< 20C2<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBCLK1_L	RAM_FBCLK A:G:L:S:0 MIL:80 MIL:L:S::2500 MIL					200	300 MHZ	19D1< 20C2<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBCLK0	RAM_FBCLK A:G:L:S:0 MIL:70 MIL:L:S::2500 MIL					200	300 MHZ	19C1< 20C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBCLK0_L	RAM_FBCLK A:G:L:S:0 MIL:70 MIL:L:S::2500 MIL					200	300 MHZ	19C1< 20C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
A	<table> <tr><td></td><td>FBD&lt;64..127&gt;</td><td>GPU_FBDATA B:G:L:S:0:225</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18E5&lt;&gt; 18F5&lt;&gt; 18G5&lt;&gt; 19B5&lt; 19B8&lt; 19C5&lt; 19C8&lt;</td></tr> <tr><td></td><td>RFB&lt;64..127&gt;</td><td>RAM_FBDATA B:G:L:S:0:325</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>19B4&lt; 19B7&lt; 19C4&lt; 19C7&lt; 21B1&lt;&gt; 21B5&lt;&gt; 21C1&lt;&gt; 21C5&lt;&gt;</td></tr> <tr><td></td><td>FBDQM&lt;8..15&gt;</td><td>GPU_FBDQM B:G:L:S:0:120</td><td>L:S::800</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D3&lt; 18D5&gt;</td></tr> <tr><td></td><td>RFBDM&lt;8..15&gt;</td><td>RAM_FBDQM B:G:L:S:0:120</td><td>L:S::1000</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt; 18D2&lt; 21C2&lt; 21C6&lt;</td></tr> <tr><td></td><td>FBB&lt;0..12&gt;</td><td>GPU_FBADDR B:G:L:S:0:320</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18B3&lt; 18C3&lt; 18C5&lt;&gt; 18D5&lt;&gt;</td></tr> <tr><td></td><td>RFB&lt;0..12&gt;</td><td>RAM_FBADDR B:G:L:S:0:370</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18B2&lt;&gt; 18C2&lt;&gt; 21C2&lt; 21C6&lt; 21D2&lt; 21D6&lt;</td></tr> <tr><td></td><td>FBBBA&lt;0..1&gt;</td><td>GPU_FBADDR B</td><td>L:S::600</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18C5&lt;&gt;</td></tr> <tr><td></td><td>RFBBA&lt;0..1&gt;</td><td>RAM_FBADDR B:G:L:S:0:370</td><td>L:S::2400</td><td>50</td><td></td><td></td><td></td><td>300 MHZ</td><td>18A2&lt;&gt; 21C2&lt; 21C6&lt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCAS L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18D4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td></td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C3&lt; 18C4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td>100</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18A3&lt; 18C4&lt;&gt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td></tr> <tr><td></td><td>FBBCS0 L</td><td>RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL</td><td>3550</td><td></td><td></td><td></td><td></td><td>300 MHZ</td><td>18C2&lt;&gt; 21B2&lt; 21B6&lt;</td>&lt;/</tr></table>		FBD<64..127>	GPU_FBDATA B:G:L:S:0:225	L:S::800					300 MHZ	18E5<> 18F5<> 18G5<> 19B5< 19B8< 19C5< 19C8<		RFB<64..127>	RAM_FBDATA B:G:L:S:0:325	L:S::1000					300 MHZ	19B4< 19B7< 19C4< 19C7< 21B1<> 21B5<> 21C1<> 21C5<>		FBDQM<8..15>	GPU_FBDQM B:G:L:S:0:120	L:S::800					300 MHZ	18C3< 18D3< 18D5>		RFBDM<8..15>	RAM_FBDQM B:G:L:S:0:120	L:S::1000					300 MHZ	18C2< 18D2< 21C2< 21C6<		FBB<0..12>	GPU_FBADDR B:G:L:S:0:320	L:S::600					300 MHZ	18A3< 18B3< 18C3< 18C5<> 18D5<>		RFB<0..12>	RAM_FBADDR B:G:L:S:0:370	L:S::2400	50				300 MHZ	18B2<> 18C2<> 21C2< 21C6< 21D2< 21D6<		FBBBA<0..1>	GPU_FBADDR B	L:S::600					300 MHZ	18A3< 18C5<>		RFBBA<0..1>	RAM_FBADDR B:G:L:S:0:370	L:S::2400	50				300 MHZ	18A2<> 21C2< 21C6<		FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>		FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>		FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>		FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18C4<>		FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL	100					300 MHZ	18A3< 18C4<>		FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<		FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																				
	FBD<64..127>	GPU_FBDATA B:G:L:S:0:225	L:S::800					300 MHZ	18E5<> 18F5<> 18G5<> 19B5< 19B8< 19C5< 19C8<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFB<64..127>	RAM_FBDATA B:G:L:S:0:325	L:S::1000					300 MHZ	19B4< 19B7< 19C4< 19C7< 21B1<> 21B5<> 21C1<> 21C5<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBDQM<8..15>	GPU_FBDQM B:G:L:S:0:120	L:S::800					300 MHZ	18C3< 18D3< 18D5>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBDM<8..15>	RAM_FBDQM B:G:L:S:0:120	L:S::1000					300 MHZ	18C2< 18D2< 21C2< 21C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBB<0..12>	GPU_FBADDR B:G:L:S:0:320	L:S::600					300 MHZ	18A3< 18B3< 18C3< 18C5<> 18D5<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFB<0..12>	RAM_FBADDR B:G:L:S:0:370	L:S::2400	50				300 MHZ	18B2<> 18C2<> 21C2< 21C6< 21D2< 21D6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBBA<0..1>	GPU_FBADDR B	L:S::600					300 MHZ	18A3< 18C5<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	RFBBA<0..1>	RAM_FBADDR B:G:L:S:0:370	L:S::2400	50				300 MHZ	18A2<> 21C2< 21C6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCAS L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18D4<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL						300 MHZ	18C3< 18C4<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL	100					300 MHZ	18A3< 18C4<>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	GPU_FBCNTL B:G:L:S:0 MIL:120 MTS::400 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	FBBCS0 L	RAM_FBCNTL B:G:L:S:0 MIL:2000 MTS::3500 MIL	3550					300 MHZ	18C2<> 21B2< 21B6<																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		

## D

C

B

A

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

1



	8	7	6	5	4	3	2	1
	DIGITAL SIGNALS				DIGITAL SIGNALS			
	GROUP	SIG_NAME	RELATIVE_PROPAGATION_DELAY	MAX_VIAS	STUB_LENGTH	NET_SPACING_TYPE	MIN_LINE_WIDTH	PULSE_PARAM
NEW STUFF HERE	VSYNC*	L:S::1000 MIL						22C5<>
	ANALOG VSYNC*	L:S::3500 MIL						22D7< 25C6> 26B5< 59B8>
	HSYNC*	L:S::1000 MIL						22C5<>
	ANALOG HSYNC*	L:S::3500 MIL						22D7< 25D6> 26B5< 59B8>
	ANALOG BLU	L:S::4000 MII00	10 MIL SPACING	5.8				22C7> 25C6<
	ANALOG GRN	L:S::4000 MII00	10 MIL SPACING	5.8				22C7> 25C6<
	ANALOG RED	L:S::4000 MII00	10 MIL SPACING	5.8				22C7> 25B6<
	FILT ANALOG RED	L:S::500 MIL	10 MIL SPACING	5.8				25C5< 59B8>
	FILT ANALOG GRN	L:S::500 MIL	10 MIL SPACING	5.8				25C5< 59B8>
	FILT ANALOG BLU	L:S::500 MIL	10 MIL SPACING	5.8				25C5< 59B8>
	DAC2RSET	L:S::1000 MIL	10 MIL SPACING					22C5<>
	DAC2VREF	L:S::1000 MIL	10 MIL SPACING					22C5<>
	NV11 XTALIN	L:S::1000 MII00	8 MIL SPACING	27 MHZ				22B4<>
	NV11 XTALOUT	L:S::1000 MII00	8 MIL SPACING	27 MHZ				22B4<>
TCKP	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_CLK				24C4<>
TCKM	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_CLK				24C3<>
TD0P	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_D0				24C3<>
TD0M	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_D0				24C4<>
TD1P	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_D1				24C4<>
TD1M	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_D1				24C3<>
TD2P	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_D2				24C3<>
TD2M	TMSDFILT:G:L:S:02MIL:110 MIL	110	8 MIL SPACING	TMSDFILT_D2				24C4<>
ENET LINK TX EN	L:S::1000 MIL			25 MHZ				34D6<>
ENET LINK TX ER	L:S::1000 MIL			25 MHZ				34D6<>
ENET LINK TXD<0..3>	L:S::1000 MIL			25 MHZ				34C6<>
ENET PHY TX EN	L:S::5600 MIL			25 MHZ				34D7< 35C6<
ENET PHY TX ER	L:S::5600 MIL			25 MHZ				34D7< 35C6<
ENET PHY TXD<0..3>	L:S:4600:5600			25 MHZ				34C7< 35C6>
CLKENET LINK TX	L:S:4600 MIL:5600 MIL			25 MHZ				34D7< 35C8<
CLKENET PHY TX	L:S::1000 MIL			25 MHZ				35C6<>
CLKENET LINK RX	L:S:4600 MIL:5600 MIL			25 MHZ				34C7< 35C8<
CLKENET PHY RX	L:S::1000 MIL			25 MHZ				35C6<>
ENET PHY RXD<0..3>	L:S::1000 MIL			25 MHZ				35B6> 35C6<>
ENET PHY RX DV	L:S::1000 MIL			25 MHZ				35B6>
ENET PHY RX ER	L:S::1000 MIL			25 MHZ				35B6>
ENET PHY CRS	L:S::1000 MIL			25 MHZ				35B6>
ENET PHY COL	L:S::1000 MIL			25 MHZ				35B6>
ENET LINK RXD<0..3>	L:S:4600:5600			25 MHZ				34C7< 35B8< 35C8<
ENET CRS	L:S:4600 MIL:5600 MIL			25 MHZ				34C7< 35B8<
ENET COL	L:S:4600 MIL:5600 MIL			25 MHZ				34B7< 35B8<
ENET RX DV	L:S:4600 MIL:5600 MIL			25 MHZ				34C7< 35B8<
ENET RX ER	L:S:4600 MIL:5600 MIL			25 MHZ				34C7< 35B8<
CLK25M ENET XIN	L:S::1000 MII00	8 MIL SPACING		25 MHZ				35B6<
CLK25M ENET XOUT	L:S::1000 MII00	8 MIL SPACING		25 MHZ				35B6<>
ENET TDP	ETHRD:G:L:S:0 MBL:70 MIS:4000 MII50	10 MIL SPACING	ETH TXD	100 MHZ				35C3<>
ENET TDN	ETHRD:G:L:S:0 MBL:70 MIS:4000 MII50	10 MIL SPACING	ETH TXD	100 MHZ				35C3<>
ENET RDP	ETHRD:G:L:S:0 MBL:70 MIS:4000 MII50	10 MIL SPACING	ETH RXD	100 MHZ				35C3<>
ENET RDN	ETHRD:G:L:S:0 MBL:70 MIS:4000 MII50	10 MIL SPACING	ETH RXD	100 MHZ				35C3<>
RJ45 TXP	RJTXD:G:L:S:0 MBL:70 MIS:750 MIL	2KV ISO	RJ45 TXD	100 MHZ				35C1<>

## D

CB

## A

A

DRAWING

</

</

8				7				6				5				4				3				2				1			
D	FBD<51>	18E8<> 19C5<		FBDQS<12>	18D4<> 19A5<		FW_VREG_FB	36D7<		GPWRGD	47B8< 48A5<>		INT_PLL9_GND	28A4<> 28D4<		MEM_ADDR<7>	12D3< 12D6<>														
	FBD<52>	18E8<> 19C5<		FBDQS<13>	18D4<> 19A5<		FW_XI	36C6< 57A5>		GRAPHICS_VPWR	48B5<>		INT_PROC_SLEEP_REQ_L	28A5< 44B4<>		MEM_ADDR<8>	12D2< 12D6<>														
	FBD<53>	18E8<> 19C5<		FBDQS<14>	18D4<> 19A5<		FW_XI_A	36C6<		GRAPH_CORE	17D4< 23C7<> 48C2<> 52A6>		INT_PU_RESET_L	15B3< 34C3< 44C2<> 44C2<>		MEM_ADDR<9>	12C3< 12D6<>														
	FBD<54>	18E8<> 19C5<		FBDQS<15>	18D4<> 19A5<		FW_XO	36C6<> 57A5>		GRAPH_DDC_SCL	22D5< 24A7<		INT_RBF_CLK_IN_PD	28A6< 53A6<		MEM_ADDR<10>	12C3< 12D6<>														
	FBD<55>	18E8<> 19C5<		FBDQSTERM<0>	19A7<		GCORE_1	48C2<		GRAPH_DDC_SDA	22D5< 24A7<		INT_RESET_L	34C3< 35B8< 41A7< 43C7< 44D2<>		MEM_ADDR<11>	12B3< 12D6<>														
	FBD<56>	18E8<> 19C5<		FBDQSTERM<0..7>	55C3>		GCORE_BSTH	48C5<>		GRAPH_IIC_SCL2	23D3<		INT_ROM_CS_L	30C5<>		MEM_ADDR<12>	12D2< 12D6<>														
	FBD<57>	18E8<> 19C5<		FBDQSTERM<1>	19A7<		GCORE_BSTH_TERM	48C3<>		GRAPH_IIC_SDA2	23D3<>		INT_ROM_OE_L	30C5<>		MEM_BA<0>	12B3< 12D6<>														
	FBD<58>	18E8<> 19C5<		FBDQSTERM<2>	19A7<		GCORE_COMP	48B6<		HD_DIOR_L	37D1< 38C3<> 58C5>		INT_ROM_OVERLAY_PU	16D7< 30A7< 30C5<> 54A7<		MEM_BA<0..1>	53D6<														
	FBD<59>	18E8<> 19C5<		FBDQSTERM<3>	19A7<		GCORE_DH	48B5<>		HD_DIOW_L	37C1< 38C3<> 58C5>		INT_ROM_RM_L	30C5<>		MEM_BA<1>	12B3< 12D6<>														
	FBD<60>	18E8<> 19C5<		FBDQSTERM<4>	19A7<		GCORE_DL	48B5<>		HD_DMACK_L	37D1< 38C3<> 58C5>		INT_SND_CLKOUT	28A3<>		MEM_CAS_L	12A3< 12C6<> 53C6<														
C	FBD<61>	18E8<> 19C5<		FBDQSTERM<5>	19A7<		GCORE_GND	48B5<>		HD_DMARQ	38C3< 58C5>		INT_SND_SCLK	28A3<>		MEM_CKE<0>	12C2< 12C6<>														
	FBD<62>	18E8<> 19C5<		FBDQSTERM<6>	19A7<		GCORE_OCSSET	48B6<>		HD_INTRQ	38C3< 58C5>		INT_SND_SYNC	28B3<>		MEM_CKE<0..3>	53C6<														
	FBD<63>	18E8<> 19C5<		FBDQSTERM<7>	19A7<		GCORE_OVP	48B6<>		HD_IOCHRDY	37C1< 38C3<> 58C5>		INT_SND_TO_AUDIO	28B3<>		MEM_CKE<1>	12B2< 12B6<>														
	FBD<64>	18G5<> 19C8<		FBDQSTERM<8>	19A4<		GCORE_VCC	48C6<>		HD_RESET_L	37D1< 38C3<> 58C5>		INT_SPKR+	42A6<> 43D8<		MEM_CKE<2>	12B6<> 12C2<														
	FBD<64..127>	55C3>		FBDQSTERM<8..15>	55B3>		GCORE_VSENSE	48B6<> 48C4<>		HD_UIDE_ADDR<0>	38C3<>		INT_SPKR-	42A6<> 43D8<		MEM_CKE<3>	12B2< 12B6<>														
	FBD<65>	18G5<> 19C8<		FBDQSTERM<9>	19A4<		GPULNCON	23C4<>		HD_UIDE_ADDR<0..2>	58C5>		INT_SUSPEND_ACK_L	9B3> 44B5<>		MEM_CS_L<0>	12C2< 12C6<>														
	FBD<66>	18G5<> 19C8<		FBDQSTERM<10>	19A4<		GPU_50PULLDOWN	17A5<> 52A8>		HD_UIDE_ADDR<1>	38C3<>		INT_SUSPEND_REQ_L	9B3< 44B8<>		MEM_CS_L<0..3>	53C6<														
	FBD<67>	18G5<> 19C8<		FBDQSTERM<11>	19A4<		GPU_50PULLUP	17B5<> 52A8>		HD_UIDE_ADDR<2>	38C2<>		INT_TMDS_3V	24C3<> 52A6> 59C8>		MEM_CS_L<1>	12C2< 12C6<>														
	FBD<68>	18G5<> 19C8<		FBDQSTERM<12>	19A4<		GPU_AGP_AD<0>	17D6<>		HD_UIDE_CS1FX_L	38C3<> 58B5>		INT_TST_MONIN_PD	34B7< 34C1<		MEM_CS_L<2>	12B2< 12C6<>														
	FBD<69>	18G5<> 19C8<		FBDQSTERM<13>	19A4<		GPU_AGP_AD<0..15>	54B7<		HD_UIDE_CS3FX_L	38C2<> 58B5>		INT_TST_PILLEN_PD	28C6< 34B7<		MEM_CS_L<3>	12B2< 12C6<>														
B	FBD<70>	18G5<> 19C8<		FBDQSTERM<14>	19A4<		GPU_AGP_AD<1>	17D6<>		HEADPHONE_COM	41B2<>		INT_WATCHDOG_L	28A5< 44C5<>		MEM_DATA<0>	12D8<> 13C8<>														
	FBD<71>	18G5<> 19C8<		FBDQSTERM<15>	19A4<		GPU_AGP_AD<2>	17D6<>		HEADPHONE_L	41B2<> 41D2<		INV_CUR_HI	23D7< 29B8>		MEM_DATA<0..63>	53D6<														
	FBD<72>	18G5<> 19C8<		FB_DLLVDD	18C6< 18D7<		GPU_AGP_AD<3>	17D6<>		HEADPHONE_R	41B2<> 41C2<		INV_CUR_HI_FILTER	29A5<> 59A8>		MEM_DATA<1>	12D8<> 13C8<>														
	FBD<73>	18G5<> 19C8<		FDX	35A5< 35C4<		GPU_AGP_AD<4>	17D7<>		HONK_ADJ	51B4<>		IO_RESET_L	32A6< 35B8< 44B8<> 44D3< 59A8>		MEM_DATA<2>	12D8<> 13C8<>														
	FBD<74>	18G5<> 19B8<		FILT_ANALOG_BLU	25C5< 57D5> 59B8>		GPU_AGP_AD<5>	17D7<>		HP16_L	41D4<		IPWRGD	46A8< 47A6<>		MEM_DATA<3>	12D8<> 13C8<>														
	FBD<75>	18G5<> 19B8<		FILT_ANALOG_GRN	25C5< 57D5> 59B8>		GPU_AGP_AD<6>	17D7<>		HP16_R	41C4<		JAZ	43B6<		MEM_DATA<4>	12D8<> 13C8<>														
	FBD<76>	18G5<> 19B8<		FILT_ANALOG_RED	25C5< 57D5> 59B8>		GPU_AGP_AD<7>	17D7<>		HPBYP	41B5< 41D6<>		JTAG_ASIC_TCK	8A4<> 34B7< 35C4< 59D8>		MEM_DATA<5>	12D8<> 13C8<>														
	FBD<77>	18G5<> 19B8<		FLOW_SS	45C6< 45C7< 45D8<		GPU_AGP_AD<8>	17D6<>		HPGAL_L	41D4<		JTAG_ASIC_TDI	8A4<> 28C6< 34B7< 59D8>		MEM_DATA<6>	12D8<> 13C8<>														
	FBD<78>	18G5<> 19B8<		FLO_KNOWN_BEST	45C7<> 45C8<> 59D6>		GPU_AGP_AD<9>	17D6<>		HPGAL_R	41C4<		JTAG_ASIC_TDO	8A4<> 35B4<> 59D8>		MEM_DATA<7>	12D8<> 13C8<>														
	FBD<79>	18G5<> 19B8<		FPD_PWR_ON	23D7<> 51B3<		GPU_AGP_AD<10>	17D6<>		HPIN_L	41D6<		JTAG_ASIC_TMS	8A4<> 34B7< 35A2< 35B4<> 59D8>		MEM_DATA<8>	12D8<> 13C8<>														
A	FBD<80>	18G5<> 19B8<		FPD_PWR_ON_T	51B3<		GPU_AGP_AD<11>	17D6<>		HPIN_R	41D6<		JTAG_ASIC_TRST_L	8A4<> 34B7< 59C8>		MEM_DATA<9>	12D8<> 13C8<>														
	FBD<81>	18G5<> 19B8<		FWPHYRST	28C5<> 36C8<		GPU_AGP_AD<12>	17D6<>		HP_OUT_L	41D5<>		JTAG_CPU_TCK	4C3< 7D5< 8A3<> 59C8>		MEM_DATA<10>	12D8<> 13C8<>														
	FBD<82>	18G5<> 19B8<		FW_BIAS1	36C5<> 57A5>		GPU_AGP_AD<13>	17D6<>		HP_OUT_R	41D5<>		JTAG_CPU_TDI	4C3< 7A5< 8A3<> 59C8>		MEM_DATA<11>	12D8<> 13C8<>														
	FBD<83>	18G5<> 19B8<		FW_BIAS2	36C5<> 57A5>		GPU_AGP_AD<14>	17D6<>		HP_OUT_R	41D5<>		JTAG_CPU_TDO	4C3< 8A3<> 59C8>		MEM_DATA<12>	12D8<> 13C8<>														
	FBD<84>	18G5<> 19B8<		FW_CNTL0	34C3< 36C8< 57A5>		GPU_AGP_AD<15>	17C6<>		HP_STAR_GND	39B7<> 41A8< 41B4< 41B8< 41C5<		JTAG_CPU_TMS	4C3< 7A5< 8A3<> 59C8>		MEM_DATA<13>	12D8<> 13C8<>														
	FBD<85>	18G5<> 19B8<		FW_CNTL1	34C3< 36C8< 57A5>		GPU_AGP_AD<16>	17C6<>			41D4< 41D7<		JTAG_CPU_TRST_L	4C3< 7C5< 8A3<> 59C8>		MEM_DATA<14>	12C8<> 13C8<>														
	FBD<86>	18G5<> 19B8<		FW_CPS	36C6<		GPU_AGP_AD<16..31>	54B7<		HP_TL	41D3<		JTAG_ENET_TDI	35A2< 35B5>		MEM_DATA<15>	12C8<> 13C8<>														
	FBD<87>	18G5<> 19B8<		FW_C_LKON	28B6< 34C5<> 36B5<>		GPU_AGP_AD<17>	17C6<>		HP_TP	41B3<		JTAG_INTRP_TDO	28C6< 34B7> 35B3<		MEM_DATA<16>	12C8<> 13B6<>														
	FBD<88>	18G5<> 19B8<		FW_D<0>	34C3< 36C8<		GPU_AGP_AD<18>	17C6<>		HP_TR	41C3<		KAVAN	43A6<		MEM_DATA<17>	12C8<> 13B6<>														
	FBD<89>	18F5<> 19B8<		FW_D<0..7>	57A5>		GPU_AGP_AD<19>	17C6<>		HSYNC*	22C5<> 57D5>		KS5VSD	29A5<> 52B3> 59A8>		MEM_DATA<18>	12C8<> 13B6<>														
	FBD<90>	18F5<> 19B8<		FW_D<1>	34C3< 36C8<		GPU_AGP_AD<20>	17C6<>		ICORE_COMP	47B6<		KS_INT_SPKR+	29A3< 43D7< 58A5> 59B8>		MEM_DATA<19>	12C8<> 13B6<>														
	FBD<91>	18F5<> 19B8<		FW_D<2>	34C3< 36B8<		GPU_AGP_AD<21>	17C6<>		ICW	47B7<		KS_INT_SPKR+_FILT	29A5<>		MEM_DATA<20>	12C8<> 13B6<>														
	FBD<92>	18F5<> 19B8<		FW_D<3>	34C3< 36B8<		GPU_AGP_AD<22>	17C6<>		IFPD0AVCC	23A6< 23C1< 52A6>		KS_INT_SPKR-	29A3< 42B4< 43D7< 58A5> 59B8>		MEM_DATA<21>	12C8<> 13B6<>														
	FBD<93>	18F5<> 19B8<		FW_D<4>	34C3< 36B8<		GPU_AGP_AD<23>	17C6<>		IFPD0LLVDD	23B4<		KS_INT_SPKR+_FILT	29A5<>		MEM_DATA<22>	12C8<> 13B6<>														
	FBD<94>	18F5<> 19B8<		FW_D<5>	34C3< 36B8<		GPU_AGP_AD<24>	17C6<>		IFPDORSET	23B4<		KYLE	46C6<		MEM_DATA<23>	12C8<> 13B6<>														
	FBD<95>	18F5<> 19B8<		FW_D<6>	34C3< 36B8<		GPU_AGP_AD<25>	17C6<>		IFPD0VREF	23B4<> 52A6>		L31_2	40C6<		MEM_DATA<24>	12C8<> 13A6<>														
	FBD<96>	18F5<> 19C5<		FW_D<7>	34C3< 36B8<		GPU_AGP_AD<26>	17C6<>		IFP_AVCC	23A7<>		L32_2	40B6<>		MEM_DATA<25>	12C8<> 13A6<>														
	FBD<97>	18F5<> 19C5<		FW_DIODE_BYPASS_V	36B6<> 36B7<> 52B6>		GPU_AGP_AD<27>	17C6<>		IFP_VADJ	23A8<		L36_2	40B6<		MEM_DATA<26>	12C8<> 13A6<>														
	FBD<98>	18F5<> 19C5<		FW_DIO_V	36B6< 52B6>		GPU_AGP_AD<28>	17C6<>		IIC_ADD	29C6<> 59A8>		L41_FILTER	42B7<>		MEM_DATA<27>	12C8<> 13A6<>														
	FBD<99>	18F5<> 19C5<		FW_LINK_CNTL<0>	34C4<>		GPU_AGP_AD<29>	17C6<>		INTCORE_1	47B3<		L43_1	41A4<		MEM_DATA<28>	12C8<> 13A6<>														
	FBD<100>	18F5<> 19C5<		FW_LINK_CNTL<0..1>	57A5>		GPU_AGP_AD<30>	17C6<>		INTCORE_BSTH	47B6<>		L3202_1	40C6<		MEM_DATA<29>	12C8<> 13A6<>														
	FBD<101>	18F5<> 19C5<		FW_LINK_CNTL<1>	34C4<>		GPU_AGP_AD<31>	17C6<>		INTCORE_BSTH_TERM	47B6<>		LAMP_STS	23D7< 29A3>		MEM_DATA<30>	12C8<> 13A6<>														
	FBD<102>	18F5<> 19C5<		FW_LINK_DATA<0>	34C4<>		GPU_AGP_CBE<0>	17C6<>		INTCORE_DH	47B6<>		LAMP_STS_FILTER	29A5<> 59A8>		MEM_DATA<31>	12C8<> 13A6<>														
	FBD<103>	18F5<> 19C5<		FW_LINK_DATA<0..7>	57A5>		GPU_AGP_CBE<0..1>	54B7<		INTCORE_DHT	47B5<>		LCD_PWM	23D7< 29A8<		MEM_DATA<32>	12C8<> 13C4<>														
	FBD<104>	18F5<> 19C5<		FW_LINK_DATA<1>	34C4<>		GPU_AGP_CBE<1>	17C6<>		INTCORE_DGL	47B6<>		LCD_PWM_FILTER	29A5<> 59A8>		MEM_DATA<33>	12C8<> 13C4<>														
	FBD<105>	18F5<> 19C5<		FW_LINK_DATA<2>	34C4<>		GPU_AGP_CBE<2>	17C6<>		INTCORE_GND	47A7<>		LED_5V	29A8< 52B3>		MEM_DATA<34>	12C8<> 13C4<>														
	FBD<106>	18F5<> 19B5<		FW_LINK_DATA<3>	34C4<>		GPU_AGP_CBE<2..3>	54B7<		INTCORE_OCSSET	47B6<>		LED_V_FILTER	29A5<> 52B3> 59A8>		MEM_DATA<35>	12C8<> 13C4<>														
	FBD<107>	18F5<> 19B5<		FW_LINK_DATA<4>	34C4<>		GPU_AGP_CBE<3>	17C6<>		INTCORE_OVP	47B6<>		LED_RBT	29A3< 51B6< 52B3>		MEM_DATA<36>	12C8<> 13C4<>														
	FBD<108>	18F5<> 19B5<		FW_LINK_DATA<5>	34C4<>		GPU_AGP_DEVSEL_L	17B6<> 54B7<		INTCORE_VCC	47C7<		LED_RBT_FILTER	29A5<> 52A3> 59A8>		MEM_DATA<37>	12C8<> 13C4<>														
	FBD<109>	18E5<> 19B5<		FW_LINK_DATA<6>	34C4<>		GPU_AGP_FRAME_L	17B6<> 54B7<		INTREPID_ACS_REF	9A3<		LED_ROMCS	30B3<>		MEM_DATA<38>	12C8<> 13C4<>														
	FBD<110>	18E5<> 19B5<		FW_LINK_DATA<7>	34C4<>		GPU_AGP_IDRY_L	17B6<> 54B7<		INTREPID_VPWR	47B6<>		LED_ROMCS_L	30B4<		MEM_DATA<39>	12C8<> 13C4<>														
	FBD<111>	18E5<> 19B5<		FW_LINK_LREQ	34C4<> 57A5>		GPU_AGP_PAR	17B6<> 54B7<		INTREPID_VPWRA	47B4<>		LED_ROMCS_LIGHT	30A3<		MEM_DATA<40>	12B8<> 13C4<>														
	FBD<112>	18E5<> 19B5<		FW_LPS	34C4<> 36C8<		GPU_AGP_PIPE_L	17B6<> 54A7<		INTREPID_VSENSE	47C6<> 59C8>		LID_SWITCH	29																	

																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									</
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

8		7		6		5		4		3		2		1																																																																																																																																																																																																																																																																																																																																																																																					
D	C	B	A	RAM_ADDR<6>	12D1< 14B4<> 15C4>	RAM_DATA_B<21>	13A5<> 15C4>	RFBACLK1	19D1< 20C2< 55C3>	RFBD<78>	19B7< 21C5<>	RT373P1	51A5<	SYSCLK_CPU_UF	9A3<> 56C3>	C	B	A	D	SYSCLK_DDRCLK_A0	12C4< 14D6<> 53C6<	SYSCLK_DDRCLK_A0_L	12C4< 14D6<> 53C6<	SYSCLK_DDRCLK_A0_L_UF	12B6<> 53C6<	SYSCLK_DDRCLK_A0_UF	12B6<> 53C6<	SYSCLK_DDRCLK_A1	12C4< 14A4<> 53C6<	SYSCLK_DDRCLK_A1_L	12B4< 14A4<> 53C6<	SYSCLK_DDRCLK_A1_L_UF	12B6<> 53C6<	SYSCLK_DDRCLK_A1_UF	12B6<> 53C6<	SYSCLK_DDRCLK_A2	12B6<> 53B6<	SYSCLK_DDRCLK_A2_L	12B6<> 53B6<	SYSCLK_DDRCLK_A2_UF	12B6<> 53B6<	SYSCLK_DDRCLK_B0	12B4< 15B3< 53B6<	SYSCLK_DDRCLK_B0_L	12B6<> 53B6<	SYSCLK_DDRCLK_B0_UF	12B6<> 53B6<	SYSCLK_DDRCLK_B1	12A4< 15C6< 53B6<	SYSCLK_DDRCLK_B1_L	12A4< 15A6< 53B6<	SYSCLK_DDRCLK_B1_UF	12B6<> 53B6<	SYSCLK_DDRCLK_B2	12A4< 15A6< 53B6<	SYSCLK_DDRCLK_B2_L	12B6<> 53B6<	SYSCLK_DDRCLK_B2_UF	12B6<> 53B6<	SYSCLK_LA	8A2< 8D8<> 56B3>	SYSTEM_CLK_EN	28A5< 44C4<>	TAS_DVDD	39D3<	TAS_PWR_DOWN	39B4< 39D7<	TAS_STAR_GND	39A7<> 39D2<	TAS_VCOM	39B1<> 39B1<> 43D5<	TCKM	24C3<> 57C5>	TCKP	24C4<> 57C5>	TD0M	24C4<> 57C5>	TD0P	24C3<> 57C5>	TD1M	24C3<> 57C5>	TD1P	24C4<> 57C5>	TD2M	24C4<> 57C5>	TD2P	24C3<> 57C5>	TESTEN	35A5< 35C4<	TI_MODE_OUT	42D4<>	TI_MODE_OUT_2	42C7<	TI_SP*	42D5<	TMDS_CKM	23D1< 24A7<> 27C2< 57D2> 59A8>	TMDS_CKP	23D1< 24B7<> 27C2< 57D2> 59A8>	TMDS_DOM	23D1< 24B7<> 27C2< 57D2> 59A8>	TMDS_D0P	23D1< 24B7<> 27C2< 57D2> 59B8>	TMDS_DIM	23D1< 24C7<> 27C2< 57D2> 59B8>	TMDS_D1P	23D1< 24C7<> 27C2< 57D2> 59B8>	TMDS_D2M	23D1< 24D7<> 27C2< 57D2> 59B8>	TMDS_D2P	23D1< 24D7<> 27C2< 57D2> 59B8>	TMDS_DDC_CLK	24B3<> 59C6>	TMDS_DDC_DAT	24B4<> 59C6>	TMDS_EN	23D7<> 51B1<>	TPA_5V	42D4<	TPA_AVDD_REF	42D4<	TPA_BSN	42D5<>	TPA_CLP	42D4<	TPA_BSRN	42D4<>	TPA_BSRP	42D4<>	TPA_COSC	42C4<>	TPA_LOUTIN	42C5<>	TPA_LOUTP	42C5<>	TPA_MODE	42D4<	TPA_ROSC	42C4<>	TPA_ROUTIN	42C4<>	TPA_ROUTP	42C4<>	TPA_V2P5	42D5<	TPA_VCLAMPL	42C5<	TPA_VCLAMP	42C4<	TPA_VOL	42D5<	TRANS_ADJ	45B3<	T_UD_IDEDED_0	37C1< 38C3<> 58C2>	T_UD_IDEDED_1	37C1< 38C3<> 58C2>	T_UD_IDEDED_2	37C1< 38C3<> 58C2>	T_UD_IDEDED_3	37C1< 38C3<> 58C2>	T_UD_IDEDED_4	37B1< 38C3<> 58C2>	T_UD_IDEDED_5	37B1< 38C3<> 58C2>	T_UD_IDEDED_6	37B1< 38C3<> 58B2>	T_UD_IDEDED_7	37B1< 38C3<> 58B2>	T_UD_IDEDED_8	37B1< 38C2<> 58B2>	T_UD_IDEDED_9	37B1< 38C2<> 58B2>	T_UD_IDEDED_10	37B1< 38C2<> 58B2>	T_UD_IDEDED_11	37B1< 38C2<> 58B2>	T_UD_IDEDED_12	37B1< 38C2<> 58B2>	T_UD_IDEDED_13	37A1< 38C2<> 58B2>	T_UD_IDEDED_14	37A1< 38C2<> 58B2>	T_UD_IDEDED_15	37A1< 38C2<> 58B2>	U5_SDOOUT	39C3<>	U10_A	42C7<	U10_OUT	42C7< 42D8<	U22_8	36D8<	U4202P2	40C3<	U4202P3	40C3<	U4202P5	40B3<	U4202P6	40B3<	U4202P7	40B3<>	UATA0IRQ	38C6<> 58D5>	UATAD<0>	37C4< 38C6<>	UATAD<1>	37C4< 38C6<>	UATAD<2>	37C4< 38C6<>	UATAD<3>	37C4< 38C6<>	UATAD<4>	37B4< 38C6<>	UATAD<5>	37B4< 38C6<>	UATAD<6>	37B4< 38C6<>	UATAD<7>	37B4< 38C6<>	UATAD<8>	37B4< 38C6<>	UATAD<9>	37B4< 38C6<>	UATAD<10>	37B4< 38C6<>	UATAD<11>	37B4< 38C6<>																																																																																																																																																														
				RAM_ADDR<7>	12D3< 14B6<> 15C6<	RAM_DATA_B<22>	13A5<> 15C4>	RFBACLK1_L	19D1< 20C2< 55C3>	RFBD<79>	19B7< 21C5<>	RT401P1	47C5<>	SYSCLK_DDRCLK_A1	12C4< 14A4<> 53C6<					RAM_ADDR<8>	12D1< 14B4<> 15C4>	RAM_DATA_B<23>	13A5<> 15C4>	RFBACSO_L	18F2<> 20B2< 20B6< 55C3>	RFBD<80>	19B7< 21C5<>	RT406P2	47B3<>	SYSCLK_DDRCLK_A2	12A4< 15D6< 53B6<	RAM_ADDR<9>	12C3< 14B6<> 15C6<	RAM_DATA_B<24>	13A5<> 15C6<	RFBARAS_L	18G2<> 20B2< 20B6< 55D3>	RFBD<81>	19B7< 21C5<>	RT418P2	50C7<	SYSCLK_DDRCLK_A2_L	12B6<> 53B6<	RAM_ADDR<10>	12C3< 14B6<> 15B4>	RAM_DATA_B<25>	13A5<> 15C6<	RFBAAWE_L	18F2<> 20B2< 20B6< 55D3>	RFBD<82>	19B7< 21C5<>	RUNLED1	51C8<	SYSCLK_DDRCLK_A2_L_UF	12B6<> 53B6<	RAM_ADDR<11>	12B3< 14B4<> 15C4>	RAM_DATA_B<26>	13A5<> 15C6<	RFBBA<0>	18C2<> 21D2< 21D6<	RFBD<83>	19B7< 21C5<>	RUNSS	50C8< 50D3<	RAM_ADDR<12>	12D1< 14B6<> 15C4>	RAM_DATA_B<27>	13A5<> 15C6<	RFBBA<0..11>	55C3>	RFBD<84>	19B7< 21C5<>	S3700P1	44A1<>	RAM_BA<0>	12B3< 14B6<> 15B6<	RAM_DATA_B<28>	13A5<> 15C4>	RFBBA<1>	18B2<> 21C2< 21C6<	RFBD<85>	19B7< 21C5<>	S3700P2	44A1<>	RAM_BA<0..1>	53D6<	RAM_DATA_B<29>	13A5<> 15C4>	RFBBA<2>	18B2<> 21C2< 21C6<	RFBD<86>	19B7< 21C5<>	SB1P1	44A3<	RAM_BA<1>	12B3< 14B4<> 15B6<	RAM_DATA_B<30>	13A5<> 15C4>	RFBBA<3>	18B2<> 21C2< 21C6<	RFBD<87>	19B7< 21C5<>	SENSE+	45C6<	RAM_CAS_L	12A2< 14B4<> 15B6< 53C6<	RAM_DATA_B<31>	13A5<> 15C4>	RFBBA<4>	18B2<> 21C2< 21C6<	RFBD<88>	19B7< 21C5<>	SENSE+_1	45B5< 45C7<	RAM_CKE<0>	12C1< 14B4<> 15C1<	RAM_DATA_B<32>	13C4<> 15B6<	RFBBA<5>	18B2<> 21C2< 21C6<	RFBD<89>	19B7< 21C5<>	SENSE-	45C6< 45C8<	RAM_CKE<0..1>	53C6<	RAM_DATA_B<33>	13C4<> 15B6<	RFBBA<6>	18B2<> 21C2< 21C6<	RFBD<90>	19B7< 21B5<>	SENSE-_1	45B5< 45C7<	RAM_CKE<1>	12B1< 14B6<> 15C1<	RAM_DATA_B<34>	13C4<> 15B6<	RFBBA<7>	18B2<> 21C2< 21C6<	RFBD<91>	19B7< 21B5<>	SGRAVREF	20A3< 20C4< 20C8< 52A6>	RAM_CKE<2..3>	53C6<	RAM_DATA_B<35>	13C4<> 15B6<	RFBBA<8>	18B2<> 21C2< 21C6<	RFBD<92>	19B7< 21B5<>	SGRBVREF	21A3< 21C4< 21C8< 52A6>	RAM_CKE<3>	12B1< 15A1< 15C4>	RAM_DATA_B<36>	13C4<> 15B4>	RFBBA<9>	18B2<> 21C2< 21C6<	RFBD<93>	19B7< 21B5<>	SHS	50C7<	RAM_CS_L<0..1>	12C1< 14B6<>	RAM_DATA_B<37>	13C4<> 15B4>	RFBBA<10>	18B2<> 21C2< 21C6<	RFBD<94>	19B7< 21B5<>	SI_EDGE	27C5<	RAM_CS_L<1>	12C1< 14B6<>	RAM_DATA_B<38>	13C4<> 15B4>	RFBBA<11>	18B2<> 21C2< 21C6<	RFBD<95>	19B7< 21B5<>	SI_EXT_SWING_SET	27B3<>	RAM_CS_L<2>	12B1< 15B4>	RAM_DATA_B<39>	13C4<> 15B4>	RFBBA<12>	18B2<> 21C2< 21C6<	RFBD<96>	19C4< 21C1<>	SI_I2C_OFF	27C5<	RAM_CS_L<2..3>	53C6<	RAM_DATA_B<40>	13C4<> 15B6<	RFBBA<13>	18B2<> 21C2< 21C6<	RFBD<97>	19C4< 21C1<>	SI_IDCK_M	27B5<	RAM_CS_L<3>	12B1< 15B4>	RAM_DATA_B<41>	13C4<> 15B6<	RFBBA<14>	18B2<> 21C2< 21C6<	RFBD<98>	19C4< 21C1<>	SI_SCA	23D2< 27C5<	RAM_CS_L<3>	12B1< 15B4>	RAM_DATA_B<42>	13C4<> 15A6<	RFBBA<15>	18B2<> 21C2< 21C6<	RFBD<99>	19C4< 21C1<>	SI_SCL	23D2< 27C5<	RAM_CS_L<3>	12B1< 15B4>	RAM_DATA_B<43>	13C4<> 15A6<	RFBBA<16>	18B2<> 21C2< 21C6<	RFBD<100>	19C4< 21C1<>	SI_TMSD_CKM	27C3<> 57C2>	RAM_DATA_A<0>	13D7<> 14D6<>	RAM_DATA_B<44>	13C4<> 15B4>	RFBBA<17>	18B2<> 21C2< 21C6<	RFBD<101>	19C4< 21C1<>	SI_TMSD_CKP	27C3<> 57C2>	RAM_DATA_A<0..63>	53D6<	RAM_DATA_B<45>	13C4<> 15B4>	RFBBA<18>	18B2<> 21C2< 21C6<	RFBD<102>	19C4< 21C1<>	SI_TMSD_DOM	27C3<> 57C2>	RAM_DATA_A<1>	13D7<> 14D6<>	RAM_DATA_B<46>	13B4<> 15A4>	RFBBA<19>	18B2<> 21C2< 21C6<	RFBD<103>	19C4< 21C1<>	SI_TMSD_D0P	27C3<> 57C2>	RAM_DATA_A<2>	13D7<> 14D6<>	RAM_DATA_B<47>	13B4<> 15A4>	RFBBA<20>	18B2<> 21C2< 21C6<	RFBD<104>	19C4< 21C1<>	SI_TMSD_DIM	27C3<> 57C2>	RAM_DATA_A<3>	13D7<> 14D6<>	RAM_DATA_B<48>	13B2<> 15A6<	RFBBA<21>	18B2<> 21C2< 21C6<	RFBD<105>	19C4< 21C1<>	SI_TMSD_D1P	27C3<> 57C2>	RAM_DATA_A<4>	13D7<> 14D4<>	RAM_DATA_B<49>	13B2<> 15A6<	RFBBA<22>	18B2<> 21C2< 21C6<	RFBD<106>	19B4< 21C1<>	SI_TMSD_D2M	27C3<> 57C2>	RAM_DATA_A<5>	13D7<> 14D4<>	RAM_DATA_B<50>	13B2<> 15A6<	RFBBA<23>	18B2<> 21C2< 21C6<	RFBD<107>	19B4< 21C1<>	SI_TMSD_D2P	27C3<> 57C2>	RAM_DATA_A<6>	13D7<> 14D4<>	RAM_DATA_B<51>	13B2<> 15A6<	RFBBA<24>	18B2<> 21C2< 21C6<	RFBD<108>	19B4< 21C1<>	SI_VREF	27B3<	RAM_DATA_A<7>	13D7<> 14D4<>	RAM_DATA_B<52>	13B2<> 15A4>	RFBBA<25>	18B2<> 21C2< 21C6<	RFBD<109>	19B4< 21C1<>	SLEEP	44B5<> 50C2< 59C6>	RAM_DATA_A<8>	13C7<> 14D6<>	RAM_DATA_B<53>	13B2<> 15A4>	RFBBA<26>	18B2<> 21C2< 21C6<	RFBD<110>	19B4< 21C1<>	SLEEP1	51A8<	RAM_DATA_A<9>	13C7<> 14D6<>	RAM_DATA_B<54>	13B2<> 15A4>	RFBBA<27>	18B2<> 21C2< 21C6<	RFBD<111>	19B4< 21C1<>	SLEEP2	51A7<	RAM_DATA_A<10>	13C7<> 14D6<>	RAM_DATA_B<55>	13B2<> 15A4>	RFBBA<28>	18B2<> 21C2< 21C6<	RFBD<112>	19B4< 21C1<>	SLEEPLED_TERM	51A6<	RAM_DATA_A<11>	13C7<> 14D6<>	RAM_DATA_B<56>	13B2<> 15A6<	RFBBA<29>	18B2<> 21C2< 21C6<	RFBD<113>	19B4< 21C1<>	SLEEP_LED_BD	51A6<	RAM_DATA_A<12>	13C7<> 14D4<>	RAM_DATA_B<57>	13A2<> 15A6<	RFBBA<30>	18B2<> 21C2< 21C6<	RFBD<114>	19B4< 21C1<>	SLEEP_OFF_L	51B6< 51C7<	RAM_DATA_A<13>	13C7<> 14D4<>	RAM_DATA_B<58>	13A2<> 15A6<	RFBBA<31>	18B2<> 21C2< 21C6<	RFBD<115>	19B4< 21C1<>	SLEEP_OFF_L2	39C7<	RAM_DATA_A<14>	13C7<> 14





8				7				6				5				4				3				2				1			
D	*** Part Cross-Reference for the entire design ***				C104 CAP 17D4				C220 CAP_P 48C8				C337 CAP_P 45C2				C455 CAP 36B4				C578 CAP 39C5										
	BS1 PCB_STANDOFF 29B5				C105 CAP 17B2				C222 CAP 16A8				C338 CAP_P 50D6				C456 CAP 36B3				C579 CAP 39C5										
	BS2 PCB_STANDOFF 29B6				C106 CAP_P 48B2				C223 CAP 17C2				C339 CAP_P 50D6				C457 CAP 36B4				C580 CAP_P 39B2										
	BS3 PCB_STANDOFF 29D1				C107 CAP 24B2				C224 CAP 22C2				C340 CAP_P 45C2				C458 CAP 36B3				C581 CAP 39B2										
	BS4 PCB_STANDOFF 29D1				C108 CAP 42B7				C225 CAP 30C2				C341 CAP 50B7				C460 CAP 21D2				C582 CAP 42B7										
	BT1 BATTERY 44D6				C109 CAP 17D3				C226 CAP 22D6				C342 CAP_P 49C3				C461 CAP 21B7				C583 CAP 27D3										
	C1 CAP 33C4				C110 CAP 17D2				C227 CAP 22C3				C343 CAP_P 45D3				C462 CAP 21B8				C584 CAP 39D3										
	C2 CAP 33D4				C111 CAP 17B3				C228 CAP 22C3				C344 CAP 50B4				C463 CAP 36B4				C585 CAP 48B5										
	C3 CAP 35B1				C112 CAP 17B2				C229 CAP 28C6				C345 CAP 4B1				C464 CAP 36B4				C586 CAP 48A4										
	C4 CAP 36B6				C113 CAP 27D5				C230 CAP 13D7				C346 CAP_P 45B1				C466 CAP 21B7				C587 CAP 39B2										
C	C5 CAP_P 33A5				C114 CAP 32D3				C231 CAP 11A6				C347 CAP_P 45B2				C467 CAP 21D8				C588 CAP 39B5										
	C6 CAP 33B4				C115 CAP 18H3				C232 CAP 11A6				C348 CAP_P 45B2				C468 CAP 36B1				C589 CAP 48C5										
	C7 CAP_P 33A5				C116 CAP 17B3				C233 CAP 28D6				C349 CAP_P 50D6				C469 CAP 21B7				C591 CAP_P 39D2										
	C8 CAP 21A4				C117 CAP 17D3				C234 CAP 28D7				C350 CAP 8D4				C470 CAP 21B8				C592 CAP 39B5										
	C9 CAP 21A4				C118 CAP 17C3				C235 CAP_P 49B2				C351 CAP_P 49C3				C471 CAP 36B4				C593 CAP 15D2										
	C10 CAP_P 36D7				C119 CAP 23B5				C236 CAP 4B1				C352 CAP 4B1				C472 CAP 36B1				C594 CAP 39B5										
	C11 CAP 21A4				C120 CAP 17C3				C238 CAP_P 51C5				C353 CAP 8D4				C473 CAP 51D2				C595 CAP 39B5										
	C12 CAP_P 36D7				C121 CAP 39C4				C239 CAP 44A4				C354 CAP_P 50D3				C475 CAP 21B6				C596 CAP 48C6										
	C13 CAP_P 41C4				C123 CAP 30C3				C240 CAP 11C8				C355 CAP_P 50D3				C476 CAP 21B6				C597 CAP 39C4										
	C14 CAP 12A7				C124 CAP 18H1				C241 CAP 50C5				C356 CAP_P 50D3				C477 CAP 36C7				C598 CAP 8B2										
B	C15 CAP 21D2				C125 CAP 23B6				C242 CAP 14C2				C357 CAP_P 45D3				C478 CAP 43A5				C599 CAP 39D4										
	C16 CAP 21B4				C126 CAP_P 39C7				C243 CAP 14C2				C358 CAP 49C4				C479 CAP_P 40C4				C600 CAP_P 39D4										
	C17 CAP 21D5				C127 CAP_P 39B2				C244 CAP 14C3				C359 CAP 49B7				C480 CAP_P 40B4				C601 CAP 29A5										
	C18 CAP 51D3				C128 CAP 22D3				C245 CAP_P 44D5				C360 CAP 27D4				C481 CAP 36B3				C602 CAP 15D2										
	C19 CAP_P 51D4				C129 CAP 17B3				C246 CAP_P 51B3				C361 CAP_P 45B2				C482 CAP 36B3				C603 CAP 16A8										
	C20 CAP 21B2				C130 CAP 23B6				C248 CAP 39B4				C362 CAP_P 45B2				C483 CAP 36B3				C604 CAP 29A7										
	C21 CAP 21D5				C131 CAP 23B4				C249 CAP 31D1				C363 CAP 46C4				C484 CAP 36B5				C605 CAP 22C2										
	C22 CAP 21B4				C132 CAP_P 48B2				C250 CAP 31D2				C364 CAP 8C1				C485 CAP 36B1				C606 CAP 22C2										
	C23 CAP 21B4				C133 CAP 18H6				C252 CAP 51B2				C365 CAP 46C6				C486 CAP 21B6				C607 CAP 22C1										
	C24 CAP_P 40B4				C134 CAP 17D3				C254 CAP 51B1				C366 CAP 27D4				C487 CAP 21D7				C608 CAP 29A6										
A	C25 CAP_P 40C4				C135 CAP 17C2				C255 CAP 14C2				C367 CAP 45B6				C488 CAP 21B7				C609 CAP 29A4										
	C26 CAP_P 41D4				C136 CAP 17B3				C256 CAP 14C1				C368 CAP 22B6				C489 CAP 21B5				C610 CAP 24A3										
	C27 CAP 36D8				C137 CAP 17B4				C257 CAP 51B2				C369 CAP 4A1				C490 CAP 36B6				C611 CAP 13D7										
	C28 CAP 21B1				C138 CAP 46B4				C258 CAP 51B2				C370 CAP 4A1				C492 CAP 21D1				C612 CAP 13D6										
	C29 CAP 21B3				C139 CAP 17D1				C259 CAP 31D1				C371 CAP 45C5				C493 CAP 21D7				C613 CAP 13D6										
	C30 CAP 12A6				C140 CAP 17C2				C260 CAP 31D2				C372 CAP 45B7				C494 CAP 21D7				C614 CAP 29A6										
	C31 CAP 21B2				C141 CAP 20B3				C261 CAP 14C1				C373 CAP 45C8				C495 CAP 36B2				C615 CAP 29A4										
	C32 CAP 21D4				C142 CAP 20D5				C262 CAP 47B4				C374 CAP 45B5				C496 CAP 36B2				C616 CAP 22A2										
	C33 CAP 21B2				C143 CAP 20D5				C263 CAP 14C2				C375 CAP 36C1				C499 CAP 41D6				C617 CAP 22A3										
	C34 CAP 21B3				C144 CAP 20D5				C264 CAP 11C4				C376 CAP 36D3				C500 CAP 36C7				C618 CAP 23A6										

D	C689	CAP	11C1	C811	CAP	11D2	C929	CAP	14A7	C1041	CAP	8D3	C1912	CAP	8C1	J18	CON_M4ST_LCK	34B4
	C690	CAP	11B2	C812	CAP	11C2	C930	CAP	50B8	C1042	CAP	8C1	C1913	CAP	8C1	J19	CON_37SM_MTOR	8C4
	C691	CAP	11C2	C813	CAP	11B5	C931	CAP	50B5	C1043	CAP	8D2	C1914	CAP	8C1	J20	CON_38SM_MTOR	8D7
	C692	CAP	28D6	C814	CAP	11B6	C932	CAP	50A5	C1044	CAP	45D7	C2201	CAP	20C8	J21	CON_M3ST_LCK	45C8
	C693	CAP	11A6	C815	CAP	11C6	C933	CAP	50A6	C1045	CAP	45B7	C2202	CAP	20C4	J22	CON_F20SM_KX	8A4
	C694	CAP	11A4	C816	CAP	11B6	C934	CAP	50B1	C1046	CAP	45C1	C2301	CAP	21C8	J23	CON_F1ST_S2MT_SM	28B7
	C695	CAP	11A4	C817	CAP	11C6	C935	CAP_P	47B3	C1047	CAP	45D5	C2302	CAP	21C4	J24	CON_M12ST_SM	29B3
	C696	CAP	11A4	C818	CAP	11B5	C936	CAP	15D3	C1048	CAP	45C2	C2501	CAP_P	23A8	J25	CON_F100RT_LP_SM	31D3
	C697	CAP	11A6	C819	CAP	15D3	C937	CAP	50C7	C1049	CAP	45B7	C3001	CAP	28C5	J26	CON_F200RT_DDRDIMM_SM2	14D5
	C698	CAP	11C5	C820	CAP	28C3	C938	CAP	50A4	C1050	CAP	45C7	C3002	CAP	28D5	J27	CON_F1ST_S2MT_SM	8B1
C	C699	CAP	11B7	C821	CAP	11C1	C939	CAP	50A6	C1051	CAP	45B6	C3003	CAP	28D5	J28	CON_F10ST_D_SMA	29D2
	C700	CAP	11C7	C822	CAP	11C1	C940	CAP	50A5	C1052	CAP	45C8	C3004	CAP	28D4	J30	CON_38SM_MTOR	8D4
	C701	CAP	44B2	C823	CAP	11D7	C941	CAP	50C5	C1053	CAP	46A7	C3005	CAP	28D4	J31	CON_38SM_MTOR	8C7
	C702	CAP	11D4	C824	CAP	11D6	C943	CAP	15A3	C1054	CAP	8B2	C3201	CAP	30D4	J32	CON_F12RT_S2MT_SM	8A8
	C703	CAP	28D6	C825	CAP	11B7	C944	CAP	45D3	C1055	CAP	8B2	C3501	CAP	35D6	J4501	CON_F4ST_S2MT_SM	43B6
	C704	CAP	28D5	C826	CAP	11B7	C945	CAP	15A2	C1056	CAP	8B1	C3502	CAP	33A8	J4502	CON_F4ST_S2MT_SM	43B6
	C705	CAP	44A6	C827	CAP	11C5	C947	CAP_P	45C1	C1057	CAP	8B1	C3901	CAP	37D1	JAZ21	TP	51A5
	C706	CAP	44A6	C828	CAP	11C1	C948	CAP	49B4	C1058	CAP	8B1	C4081	CAP	46C7	L1	IND	36D4
	C707	CAP	11B3	C829	CAP	11C2	C949	CAP	45C5	C1059	CAP	42C7	C4201	CAP	42B6	L2	IND	33A5
	C708	CAP	11B3	C830	CAP	11C3	C950	CAP	45D4	C1060	CAP	42C6	C4301	CAP	41A6	L3	IND	36D4
B	C709	CAP	11A5	C831	CAP	11D3	C951	CAP	45D4	C1061	CAP	42A7	C4502	CAP_P	43B5	L4	IND	27D5
	C710	CAP	11A5	C832	CAP	11D7	C952	CAP	45D4	C1062	CAP	42A7	C4504	CAP	45B3	L5	FILTER_4P	36C2
	C711	CAP	11A5	C833	CAP	11D3	C953	CAP	45D4	C1063	CAP	42C6	C4509	CAP	45C4	L6	FILTER_4P	36C2
	C712	CAP	11B1	C834	CAP	11D6	C954	CAP	4C2	C1064	CAP	42C6	C4701	CAP	45B6	L7	FILTER_4P	36D2
	C713	CAP	28D5	C835	CAP	11B3	C955	CAP	50D3	C1065	CAP	42A7	C4702	CAP	47B4	L8	FILTER_4P	36D2
	C714	CAP	11B5	C836	CAP	11C6	C956	CAP	50D4	C1066	CAP	42C6	C4801	CAP	48B4	L9	IND	25C2
	C715	CAP	44B2	C837	CAP	11C7	C957	CAP_P	45B1	C1067	CAP	42A7	C4901	CAP	49B4	L12	IND	48B3
	C716	CAP	11B2	C838	CAP	11B7	C958	CAP	8D4	C1068	CAP	42D6	C5001	CAP	50C3	L13	IND	22D7
	C717	CAP	11C3	C839	CAP	11C6	C959	CAP	49C4	C1069	CAP	42D4	C5002	CAP	50A3	L16	IND	28C3
	C718	CAP	11B1	C840	CAP	28A6	C960	CAP	45B2	C1070	CAP	42C4	D1	DIODE_DUAL_6P	36A7	L19	IND	47B4
A	C719	CAP	11D2	C841	CAP	11D4	C961	CAP	8C2	C1071	CAP	42C4	D2	DIODE_DUAL_6P	36A7	L20	IND	45C3
	C720	CAP	11C3	C842	CAP	11D6	C962	CAP	49C3	C1072	CAP	42C3	D3	DIODE_DUAL_6P	36A7	L21	IND_3P	49B3
	C721	CAP	11D3	C843	CAP	11C7	C963	CAP	45D4	C1073	CAP	42C3	D4	DIODE_DUAL_6P	36B7	L22	IND_3P	50A3
	C722	CAP	11B7	C844	CAP	11D6	C964	CAP	45D4	C1074	CAP	42C3	D5	ZENER_MMBZ15VDLT1	40B6	L23	IND	50C3
	C723	CAP	11B6	C845	CAP	11D6	C965	CAP	45D4	C1075	CAP	42C2	D6	DIODE_DUAL_6P	25D4	L24	IND	45B3
	C724	CAP	11B5	C846	CAP	11D7	C966	CAP	45D4	C1076	CAP	43D5	D7	DIODE_DUAL_6P	25D4	L26	IND	42A6
	C725	CAP	11C7	C848	CAP	30D5	C967	CAP	8C1	C1077	CAP	43D5	D8	DIODE	36D6	L27	IND	41C3
	C726	CAP	15D3	C849	CAP	11C6	C968	CAP	49C4	C1078	CAP	43D5	D9	DIODE	35B8	L32	IND	36B6
	C727	CAP	11D4	C850	CAP	11B3	C969	CAP	8D4	C1079	CAP	43D5	D10	DIODE_SCHOT	23B8	L33	IND	22B7
	C728	CAP	11C3	C851	CAP	11B3	C970	CAP	50D4	C1080	CAP_P	42B3	D11	DIODE_SCHOT	44D7	L34	IND	41D3

66

8		7		6		5		4		3		2		1				
D	Q5	TRA_2N7002	41A5	R61	RES	18A3	R171	RES	22B6	R288	RES	12D5	R400	RES	41C4	R510	RES	30B4
	Q6	TRA_2N7002	42B6	R62	RES	18A2	R172	RES	12A1	R289	RES	28C8	R401	RES	26B6	R511	RES	30A3
	Q7	TRA_SUD70N03	48B4	R63	RES	19A4	R173	RES	22C7	R290	RES	44D8	R402	RES	36B4	R512	RES	15C3
	Q8	TRA_SUD50N03	48B4	R64	RES	18D3	R174	RES	22C6	R291	RES	28C7	R403	RES	19B2	R515	RES	48B5
	Q9	TRA_SUD50N03	48C4	R65	RES	19A4	R175	RES	40D4	R292	RES	28C7	R404	RES	36D8	R517	RES	39C5
	Q10	TRA_2N7002	22B7	R66	RES	18D2	R176	RES	20A4	R293	RES	31C5	R405	RES	15C2	R518	RES	46B5
	Q11	TRA_FDC602P	51C2	R67	RES	18D2	R177	RES	17A5	R294	RES	28C1	R406	RES	41D4	R519	RES	46A5
	Q12	TRA_2N3904	44D7	R68	RES	19A4	R178	RES	22C7	R295	RES	47B3	R407	RES	40C5	R521	RES	39C5
	Q13	TRA_2N7002	51B2	R69	RES	19A4	R179	RES	22C6	R296	RES	47B7	R408	RES	26A6	R522	RES	42B8
	Q14	TRA_2N7002	51C7	R70	RES	18D3	R180	RES	40D5	R297	RES	44D6	R409	RES	36D7	R523	RES	48C6
C	Q15	TRA_2N7002	51B7	R71	RES	18D6	R181	RES	41A4	R298	RES	44B1	R410	RES	40B5	R524	RES	39B4
	Q16	TRA_2N7002	51A7	R72	RES	17A5	R182	RES	41A4	R299	RES	47B3	R411	RES	36C5	R525	RES	42B7
	Q17	TRA_2N7002	51B6	R73	RES	26C2	R183	RES	22C3	R300	RES	51C8	R412	RES	41C4	R526	RES	42B7
	Q18	TRA_2N7002	51A7	R74	RES	26D2	R184	RES	23C6	R301	RES	47B5	R413	RES	43B5	R527	RES	48B7
	Q19	TRA_2N7002	51A6	R75	RES	35B8	R185	RES	22B6	R302	RES	51A6	R414	RES	43B5	R528	RES	39C4
	Q20	TRA_FDC602P	51D7	R76	RES	35B8	R186	RES	19A6	R303	RES	34D7	R415	RES	19A3	R529	RES	48C6
	Q21	TRA_2N7002	50C1	R77	RES	26D2	R187	RES	19A6	R304	RES	47B3	R416	RES	19A3	R531	RES	39C2
	Q22	TRA_2N7002	50D1	R78	RES	32A7	R188	RES	22B2	R305	RES	28A2	R417	RES	36C7	R532	RES	39C4
	Q23	TRA_2N7002	50C2	R79	RES	26C2	R191	RES	22B6	R306	RES	28B8	R418	RES	36C6	R533	RES	26D6
	Q24	TRA_2N7002	50C2	R80	RES	17A5	R192	RES	17A2	R307	RES	34D7	R419	RES	41D4	R535	RES	26D1
B	Q25	TRA_IRF7807Z	47B5	R81	RES	19A7	R193	RES	17A2	R308	RES	8B1	R420	RES	40B4	R537	RES	27A5
	Q26	TRA_IRF7807Z	47B5	R82	RES	12A8	R194	RES	22B6	R309	RES	47B7	R421	RES	43B5	R540	RES	24A6
	Q27	TRA_SUD70N03	49B4	R83	RES	18A5	R195	RES	17A3	R310	RES	9A4	R422	RES	36C6	R541	RES	26A6
	Q28	TRA_SUD50N03	49B4	R84	RES	18D2	R196	RES	17A3	R311	RES	4B8	R423	RES	36B5	R542	RES	26B6
	Q29	TRA_2N7002	45D8	R85	RES	23D6	R197	RES	16A7	R312	RES	4A8	R424	RES	36C7	R543	RES	26B1
	Q30	TRA_2N3904	36C7	R86	RES	23D6	R198	RES	17C1	R313	RES	8A2	R425	RES	36C7	R545	RES	16A7
	Q31	TRA_2N7002	41A8	R87	RES	26B3	R199	RES	22D6	R314	RES	8B2	R426	RES	26A5	R546	RES	24A5
	Q32	TRA_2N7002	39C7	R88	RES	18A5	R200	RES	22D6	R315	RES	47B3	R427	RES	26B5	R547	RES	24A6
	Q33	TRA_2N3904	43A2	R89	RES	32D3	R203	RES	16C8	R316	RES	47B7	R428	RES	19A3	R548	RES	27A7
	Q34	TRA_SUD70N03	48B4	R90	RES	18D3	R204	RES	16B8	R317	RES	47C5	R429	RES	19A3	R549	RES	16A8
A	Q35	TRA_2N7002	40D4	R91	RES	23D6	R205	RES	16A8	R318	RES	47C6	R430	RES	36B6	R550	RES	24A5
	Q36	TRA_2N7002	42D3	R92	RES	23D6	R206	RES	22D6	R319	RES	9A5	R431	RES	36C7	R551	RES	24A5
	Q37	TRA_FDC602P	51C6	R93	RES	12A8	R207	RES	23D2	R320	RES	47B5	R432	RES	36C7	R552	RES	26C8
	Q38	TRA_2N7002	51B6	R94	RES	26A3	R208	RES	23D2	R321	RES	9A5	R433	RES	36B6	R553	RES	26D8
	Q39	TRA_2N3904	50C7	R95	RES	18A5	R210	RES	17B7	R322	RES	50C2	R434	RES	40C4	R554	RES	22C7
	Q40	TRA_SUD70N03	45C4	R96	RES	35B1	R211	RES	16C7	R323	RES	50D2	R435	RES	40C4	R555	RES	22C3
	Q41	TRA_2N7002	15B2	R97	RES	19A7	R212	RES	30B3	R324	RES	42B5	R436	RES	40B4	R556	RES	22C2
	Q42	TRA_2N7002	15C2	R98	RES	23D6	R213	RES	23C5	R326	RES	35B3	R437	RES	40B4	R557	RES	22C2
	Q43	TRA_SUD70N03	45C4	R99	RES	42D8	R214	RES	12B1	R328	RES	29D3	R438	RES	36C8	R558	RES	17B7
	Q44	TRA_SUD50N03	45C4	R100	RES	26A8	R215	RES	16C7	R329	RES	29D3	R439	RES	26B4	R559	RES	24B6
	Q45	TRA_IRF7807Z	50B4	R101	RES	19A7	R216	RES	16B7	R330	RES	50A8	R440	RES	41A8	R560	RES	26C7
	Q46	TRA_IRF7807Z	50C4	R102	RES	23C5	R217	RES	16D3	R331	RES	50B8	R441	RES	41D6	R561	RES	26D7
	Q47	TRA_SUD50N03	50A4	R103	RES	19B2	R218	RES	30D6	R332	RES	50A7	R442	RES	40C4	R562	RES	22C6
	Q48	TRA_SUD50N03	50A4	R104	RES	19B2	R219	RES	30D6	R333	RES	28A2	R443	RES	26A4	R563	RES	27A6
	Q49	TRA_SUD70N03	45B4	R105	RES	19C2	R220	RES	16C7	R334	RES	49B1	R444	RES	41C6	R564	RES	23C5
	Q50	TRA_SUD50N03	45B4	R106	RES	19C2	R221	RES	16D1	R335	RES							

8				7				6				5				4				3				2				1																																																																																																																																																																																																																																																																																																																																															
D	R630	RES	28D5	R761	RES	37C5	R896	RES	45C5	R1007	RES	33D5	RP19	RPAK4P	19D7	U6	OPAMP_TLV2362	40B3	40C3	C	U7	SHNTREG_TLV431A	18B8	U8	AMP_TPA6112A2	41D5	U9	CLK_GEN_CY25811	22A7	U10	NC7WZ08	42C7	U11	UPD720101_FPGA	32C5	U12	SDRAM_DDR_4MX32	20D6	20D7	U13	OPAMP_TLV2362	43A3	43A4	U14	VREG_LP2951	39D6	U15	TAS3004	39C3	U16	SHNTREG_TLV431A	20A5	U18	CBTV4020	13D7	U19	VREG_LT1962	28D7	U20	VREG_LM1117	23A8	U21	VDET_MC33465N_22ATR	44A4	U22	CBTV4020	13B6	U23	MAX6328	44A5	U25	INTREPID	9D2	10D5	10D7	12D7	16D5	28C4	30D5	34C5	37D8	U26	M16C62	44C5	U27	CBTV4020	13D4	U28	VREG_TL431	44D8	U29	CBTV4020	13C2	U31	DCDC_SC2602	47B6	U33	LTC3707	50B6	U34	APOLLO_MPC7445_360	4C5	5D3	5D6	U35	TRA_S14435DY	51D3	U36	SDRAM_DDR_4MX32	21D2	21D3	U37	TRANSCIEVER_BCM5221	35C5	U38	SN74AUC1G04	30B3	U39	NV18B	17D6	18G5	18G7	22D4	23D4	U40	DCDC_SC2602	48C6	U41	SDRAM_DDR_4MX32	20D2	20D3	U42	FEPR_1MX8	30C2	U45	DCDC_SC2602	49C5	U46	SN74LVLC1G04	44D1	U47	LTC3707	45C6	U48	NC7WZ08	41A7	43C7	U49	AMP_SNO210045A	42D5	U3501	SWI_TPS2023	33A7	VR1	VREG_LM1117	39C7	VR2	VREG_MIC39102	46B6	VR3	VREG_EZ1582	51B4	VR4	VREG_MIC39102	46C5	XW1	SHORT	39B7	XW2	SHORT8L25_WITH_ALTS	48B2	XW4	SHORT	39B7	XW5	SHORT	39B7	XW6	SHORT8L25_WITH_ALTS	48B4	XW7	SHORT8L25_WITH_ALTS	48C7	XW12	SHORT8L25_WITH_ALTS	47B3	XW13	SHORT8L25_WITH_ALTS	47B4	XW14	SHORT8L25_WITH_ALTS	47C5	XW15	SHORT8L25_WITH_ALTS	47A6	XW16	SHORT8L25_WITH_ALTS	50A3	XW17	SHORT8L25_WITH_ALTS	50B8	XW18	SHORT8L25_WITH_ALTS	50A3	XW19	SHORT8L25_WITH_ALTS	50B2	XW20	SHORT8L25_WITH_ALTS	50B3	XW21	SHORT8L25_WITH_ALTS	50A6	XW22	SHORT8L25_WITH_ALTS	50B5	XW23	SHORT8L25_WITH_ALTS	49B2	XW24	SHORT8L25_WITH_ALTS	49C4	XW25	SHORT8L25_WITH_ALTS	49C4	XW26	SHORT8L25_WITH_ALTS	45C3	XW27	SHORT8L25_WITH_ALTS	45C3	XW28	SHORT8L25_WITH_ALTS	45B1	XW29	SHORT8L25_WITH_ALTS	45C6	XW30	SHORT8L25_WITH_ALTS	45A3	XW31	SHORT8L25_WITH_ALTS	45B3	XW32	SHORT	39B7	XW33	SHORT	41B7	XW34	SHORT	39A7	XW37	SHORT	39B7	XW38	SHORT	39A7	XW39	SHORT8L25_WITH_ALTS	48B5	XW41	SHORT8L25_WITH_ALTS	49B5	XW42	SHORT	28A5	XW43	SHORT	28A5	XW44	SHORT	28A5	XW45	SHORT	28A4	XW46	SHORT	28A4	XW47	SHORT	9A2	XW48	SHORT	16A5	XW49	SHORT	30B5	Y1	CRYSTAL	36C6	Y2	CRYSTAL_4PIN	22B3	Y3	CRYSTAL	44A6	Y4	CRYSTAL_4PIN	44B2	Y5	CRYSTAL	28A6	Y6	CRYSTAL	35B7	Y7	CRYSTAL	32D3	ZH3	MTGHOLE	39A7	ZH4	MTGHOLE	4B2	ZH5	SLOT	4B1	ZH6	SLOT	4B2	ZH7	MTGHOLE	4B1	ZT1	HOLE_VIA	18C2	ZT2	HOLE_VIA	18C2	ZT3	HOLE_VIA	18C2	ZT4	HOLE_VIA	18A2	ZT5	HOLE_VIA	18C2	ZT6	HOLE_VIA	18C2	ZT7	HOLE_VIA	18A2	ZT8	HOLE_VIA	18C2	ZT9	HOLE_VIA	18B2	ZT10	HOLE_VIA	18B2	ZT11	HOLE_VIA	18B2	ZT12	HOLE_VIA	18B2	ZT13	HOLE_VIA	18B2
	R635	RES	37D3	R762	RES	28B3	R897	RES	45B5	R1008	RES	33C5	RP20	RPAK4P	19D7	U7	SHNTREG_TLV431A	18B8				U8	AMP_TPA6112A2	41D5	U9	CLK_GEN_CY25811	22A7	U10	NC7WZ08	42C7	U11	UPD720101_FPGA	32C5	U12	SDRAM_DDR_4MX32	20D6	20D7	U13	OPAMP_TLV2362	43A3	43A4	U14	VREG_LP2951	39D6	U15	TAS3004	39C3	U16	SHNTREG_TLV431A	20A5	U18	CBTV4020	13D7	U19	VREG_LT1962	28D7	U20	VREG_LM1117	23A8	U21	VDET_MC33465N_22ATR	44A4	U22	CBTV4020	13B6	U23	MAX6328	44A5	U25	INTREPID	9D2	10D5	10D7	12D7	16D5	28C4	30D5	34C5	37D8	U26	M16C62	44C5	U27	CBTV4020	13D4	U28	VREG_TL431	44D8	U29	CBTV4020	13C2	U31	DCDC_SC2602	47B6	U33	LTC3707	50B6	U34	APOLLO_MPC7445_360	4C5	5D3	5D6	U35	TRA_S14435DY	51D3	U36	SDRAM_DDR_4MX32	21D2	21D3	U37	TRANSCIEVER_BCM5221	35C5	U38	SN74AUC1G04	30B3	U39	NV18B	17D6	18G5	18G7	22D4	23D4	U40	DCDC_SC2602	48C6	U41	SDRAM_DDR_4MX32	20D2	20D3	U42	FEPR_1MX8	30C2	U45	DCDC_SC2602	49C5	U46	SN74LVLC1G04	44D1	U47	LTC3707	45C6	U48	NC7WZ08	41A7	43C7	U49	AMP_SNO210045A	42D5	U3501	SWI_TPS2023	33A7	VR1	VREG_LM1117	39C7	VR2	VREG_MIC39102	46B6	VR3	VREG_EZ1582	51B4	VR4	VREG_MIC39102	46C5	XW1	SHORT	39B7	XW2	SHORT8L25_WITH_ALTS	48B2	XW4	SHORT	39B7	XW5	SHORT	39B7	XW6	SHORT8L25_WITH_ALTS	48B4	XW7	SHORT8L25_WITH_ALTS	48C7	XW12	SHORT8L25_WITH_ALTS	47B3	XW13	SHORT8L25_WITH_ALTS	47B4	XW14	SHORT8L25_WITH_ALTS	47C5	XW15	SHORT8L25_WITH_ALTS	47A6	XW16	SHORT8L25_WITH_ALTS	50A3	XW17	SHORT8L25_WITH_ALTS	50B8	XW18	SHORT8L25_WITH_ALTS	50A3	XW19	SHORT8L25_WITH_ALTS	50B2	XW20	SHORT8L25_WITH_ALTS	50B3	XW21	SHORT8L25_WITH_ALTS	50A6	XW22	SHORT8L25_WITH_ALTS	50B5	XW23	SHORT8L25_WITH_ALTS	49B2	XW24	SHORT8L25_WITH_ALTS	49C4	XW25	SHORT8L25_WITH_ALTS	49C4	XW26	SHORT8L25_WITH_ALTS	45C3	XW27	SHORT8L25_WITH_ALTS	45C3	XW28	SHORT8L25_WITH_ALTS	45B1	XW29	SHORT8L25_WITH_ALTS	45C6	XW30	SHORT8L25_WITH_ALTS	45A3	XW31	SHORT8L25_WITH_ALTS	45B3	XW32	SHORT	39B7	XW33	SHORT	41B7	XW34	SHORT	39A7	XW37	SHORT	39B7	XW38	SHORT	39A7	XW39	SHORT8L25_WITH_ALTS	48B5	XW41	SHORT8L25_WITH_ALTS	49B5	XW42	SHORT	28A5	XW43	SHORT	28A5	XW44	SHORT	28A5	XW45	SHORT	28A4	XW46	SHORT	28A4	XW47	SHORT	9A2	XW48	SHORT	16A5	XW49	SHORT	30B5	Y1	CRYSTAL	36C6	Y2	CRYSTAL_4PIN	22B3	Y3	CRYSTAL	44A6	Y4	CRYSTAL_4PIN	44B2	Y5	CRYSTAL	28A6	Y6	CRYSTAL	35B7	Y7	CRYSTAL	32D3	ZH3	MTGHOLE	39A7	ZH4	MTGHOLE	4B2	ZH5	SLOT	4B1	ZH6	SLOT	4B2	ZH7	MTGHOLE	4B1	ZT1	HOLE_VIA	18C2	ZT2	HOLE_VIA	18C2	ZT3	HOLE_VIA	18C2	ZT4	HOLE_VIA	18A2	ZT5	HOLE_VIA	18C2	ZT6	HOLE_VIA	18C2	ZT7	HOLE_VIA	18A2	ZT8	HOLE_VIA	18C2	ZT9	HOLE_VIA	18B2	ZT10	HOLE_VIA	18B2	ZT11	HOLE_VIA	18B2	ZT12	HOLE_VIA	18B2	ZT13	HOLE_VIA	18B2		
	R636	RES	44B6	R763	RES	28B3	R898	RES	45B5	R1009	RES	33C5	RP21	RPAK4P	19D7	U8	AMP_TPA6112A2	41D5				U9	CLK_GEN_CY25811	22A7	U10	NC7WZ08	42C7	U11	UPD720101_FPGA	32C5	U12	SDRAM_DDR_4MX32	20D6	20D7	U13	OPAMP_TLV2362	43A3	43A4	U14	VREG_LP2951	39D6	U15	TAS3004	39C3	U16	SHNTREG_TLV431A	20A5	U18	CBTV4020	13D7	U19	VREG_LT1962	28D7	U20	VREG_LM1117	23A8	U21	VDET_MC33465N_22ATR	44A4	U22	CBTV4020	13B6	U23	MAX6328	44A5	U25	INTREPID	9D2	10D5	10D7	12D7	16D5	28C4	30D5	34C5	37D8	U26	M16C62	44C5	U27	CBTV4020	13D4	U28	VREG_TL431	44D8	U29	CBTV4020	13C2	U31	DCDC_SC2602	47B6	U33	LTC3707	50B6	U34	APOLLO_MPC7445_360	4C5	5D3	5D6	U35	TRA_S14435DY	51D3	U36	SDRAM_DDR_4MX32	21D2	21D3	U37	TRANSCIEVER_BCM5221	35C5	U38	SN74AUC1G04	30B3	U39	NV18B	17D6	18G5	18G7	22D4	23D4	U40	DCDC_SC2602	48C6	U41	SDRAM_DDR_4MX32	20D2	20D3	U42	FEPR_1MX8	30C2	U45	DCDC_SC2602	49C5	U46	SN74LVLC1G04	44D1	U47	LTC3707	45C6	U48	NC7WZ08	41A7	43C7	U49	AMP_SNO210045A	42D5	U3501	SWI_TPS2023	33A7	VR1	VREG_LM1117	39C7	VR2	VREG_MIC39102	46B6	VR3	VREG_EZ1582	51B4	VR4	VREG_MIC39102	46C5	XW1	SHORT	39B7	XW2	SHORT8L25_WITH_ALTS	48B2	XW4	SHORT	39B7	XW5	SHORT	39B7	XW6	SHORT8L25_WITH_ALTS	48B4	XW7	SHORT8L25_WITH_ALTS	48C7	XW12	SHORT8L25_WITH_ALTS	47B3	XW13	SHORT8L25_WITH_ALTS	47B4	XW14	SHORT8L25_WITH_ALTS	47C5	XW15	SHORT8L25_WITH_ALTS	47A6	XW16	SHORT8L25_WITH_ALTS	50A3	XW17	SHORT8L25_WITH_ALTS	50B8	XW18	SHORT8L25_WITH_ALTS	50A3	XW19	SHORT8L25_WITH_ALTS	50B2	XW20	SHORT8L25_WITH_ALTS	50B3	XW21	SHORT8L25_WITH_ALTS	50A6	XW22	SHORT8L25_WITH_ALTS	50B5	XW23	SHORT8L25_WITH_ALTS	49B2	XW24	SHORT8L25_WITH_ALTS	49C4	XW25	SHORT8L25_WITH_ALTS	49C4	XW26	SHORT8L25_WITH_ALTS	45C3	XW27	SHORT8L25_WITH_ALTS	45C3	XW28	SHORT8L25_WITH_ALTS	45B1	XW29	SHORT8L25_WITH_ALTS	45C6	XW30	SHORT8L25_WITH_ALTS	45A3	XW31	SHORT8L25_WITH_ALTS	45B3	XW32	SHORT	39B7	XW33	SHORT	41B7	XW34	SHORT	39A7	XW37	SHORT	39B7	XW38	SHORT	39A7	XW39	SHORT8L25_WITH_ALTS	48B5	XW41	SHORT8L25_WITH_ALTS	49B5	XW42	SHORT	28A5	XW43	SHORT	28A5	XW44	SHORT	28A5	XW45	SHORT	28A4	XW46	SHORT	28A4	XW47	SHORT	9A2	XW48	SHORT	16A5	XW49	SHORT	30B5	Y1	CRYSTAL	36C6	Y2	CRYSTAL_4PIN	22B3	Y3	CRYSTAL	44A6	Y4	CRYSTAL_4PIN	44B2	Y5	CRYSTAL	28A6	Y6	CRYSTAL	35B7	Y7	CRYSTAL	32D3	ZH3	MTGHOLE	39A7	ZH4	MTGHOLE	4B2	ZH5	SLOT	4B1	ZH6	SLOT	4B2	ZH7	MTGHOLE	4B1	ZT1	HOLE_VIA	18C2	ZT2	HOLE_VIA	18C2	ZT3	HOLE_VIA	18C2	ZT4	HOLE_VIA	18A2	ZT5	HOLE_VIA	18C2	ZT6	HOLE_VIA	18C2	ZT7	HOLE_VIA	18A2	ZT8	HOLE_VIA	18C2	ZT9	HOLE_VIA	18B2	ZT10	HOLE_VIA	18B2	ZT11	HOLE_VIA	18B2	ZT12	HOLE_VIA	18B2	ZT13	HOLE_VIA	18B2					
	R640	RES	37A5	R765	RES	9A4	R900	RES	45C5	R1011	RES	33B5	RP23	RPAK4P	18E2	18E3	U10	NC7WZ08	42C7				U9	CLK_GEN_CY25811	22A7	U10	NC7WZ08	42C7	U11	UPD720101_FPGA	32C5	U12	SDRAM_DDR_4MX32	20D6	20D7	U13	OPAMP_TLV2362	43A3	43A4	U14	VREG_LP2951	39D6	U15	TAS3004	39C3	U16	SHNTREG_TLV431A	20A5	U18	CBTV4020	13D7	U19	VREG_LT1962	28D7	U20	VREG_LM1117</																																																																																																																																																																																																																																																																																																																			

