7 6 5 4 3 2 1

Revision History

REFERENCE DESIGNATIONS			
LAST USED	NOT USED		
BT1			
C194	C37-42 C44-46 C133-134 C140-144		
D2			
F2			
G2	G1		
J18			
L14	L3-5 L10		
LP3			
Q8			
R142	R17 R66-67 R71-74 R76-77 R89 R129		
RP14	RP7		
S1	<u> </u>		
TP266	TP93-94 TP99-100 TP102-103 TP106 TP111-112 TP115-117 TP119-125 TP127-129 TP166 TP175 TP189-190 TP194 TP198 TP217-218 TP220-221 TP255 TP259		
U3 5	U12-15 U31		
	U34		
Y2	Y1		

Proto2 to EVT1				
Page 2	Added R95, R96 to route BCLK/2 to SCSI_CLK for 33 MHz board Rearranged signals on RP1 for ease of routing Changed U1 from 355S0002 to 359S0021 (MC88916 to MC88920) Changed R13 from 365Ω to 95.3Ω for 88920 Added R130, R131 to select 88920 or CUDA as Sys_Reset* source			
Page3	Rearranged signals on RP3 for ease of routing			
Page 4	Added R99 to pull up CUDA RESET* output			
Page 5	Added U23, U25, C125, C126, R97, and R98 to put ROM on board			
Page 7	Added U34 and R129 to expand CPU ID field to 8 bits			
Page 8	Changed J5 from 519-0595 to 519-0591			
Page 9	Changed J6 from 515-0180 to 515-0908			
Page 10	Changed BClk2 to SCSI_CLK Added C121 and R94 as termination for SCSI_CLK Rearranged signals on RP14 for ease of routing Changed J8 from 519-0597 to 519-0593			
Page 11	Changed J11 from 517-0541 to 517-0714 (snap in 8 pin DIN) Changed J10 from 517-0541 to 517-0764 (9 pin DIN) for WorldPort Added C123 to bypass +5VFF for WorldPort connector			
Page 12	Changed J14 from 517-0542 to 517-0715			
Page 13	Removed U31, R71-R74, R76, R77, and C140-C143 Added R100 and R101 to attenuate DFAC II speaker driver Added U33, R102-R127, C176-C185, Q3, and Q4 for sound output only option Added R128 for sound input ground isolation Added D2, Q5-Q7 to protect DFAC II from ESD			
Page 14	Added test points			

	EVT1 to Validation			
Page 2	Changed R13 from 95.3 Ω to 121 Ω per 88920 4-corner testing			
Page 3	Added U35 and R136 to drive SlotReset* with CPU_RSTO* Added C189-C194 to bypass I/O Expansion Slot			
Page 4	Removed RP7, R89 (signal termination for VRAM bank 1)			
Page 6	Removed U12-U15, C37-C42, C44-C46, R17 to remove onboard VRAM			
Page 7	Changed R20 from 10Ω to 33Ω (101S1331) Changed R30, R93 from 0Ω to 47Ω (101S1471) Changed R31 from $4.7K\Omega$ to $1.5K\Omega$ (101S1153) Changed R32 from $1.8K\Omega$ to $1K\Omega$ (101S1103) Changed R92 from 5.6Ω to 3.3Ω (101S1330) Removed U34 and R129 (PrimeTime2 does the right thing) Added R132-R133, J18 to correctly set Primus/Aladdin CPU_ID bit 2			
Page 8	Changed R41 from 22Ω to 47Ω (101S1471) Changed C73, C80, C82 from 100pF to 1000pF (131S1033) Removed L3-L5 Added R138-R139 to bridge digital and chassis grounds Added R140-R142 to create RC low pass filter for RGB outputs			
Page 9	Added R137, C188 to filter BGACK*			
Page 10	Changed J7 from 515-0843 to 515-0906			
Page 12	Changed U29 (CUDA) from version 2.35 to version 2.37 (341S0788)			
Page 13	Changed C149, C150 from 22μF to 47μF (126S4710) Changed J16 from 515-0431 to 519-0815 Changed J16 again (from 519-0815 to 515-0439) Changed R101 from 18ΚΩ to 1.5ΚΩ (101S1153) Changed R103, R112 from 750Ω to 6.2ΚΩ (101S1623) Changed R104, R113 from 510Ω to 4.7ΚΩ (101S1473) Changed Q2 from 2N3906 to 2N3904 (372S3904) Removed R66, R67 Added R134-R135 and C186-C187 to sound output circuitry			
Page 14	Changed TP62 connection from DSF0 to BGACKF* Moved TP62, TP151, TP176, TP256 Added TP260-TP266 Removed TP93-TP94, TP166, TP175, TP189-TP190, TP194, TP198, TP255			

PRIMUS	Logic	Board	Schematics
--------	-------	-------	------------

1) Table of Contents, Revision History

PROCESSOR BUS

- 2) Processor & Clock
- 3) I/O Expansion Slot

MAIN MEMORY SUBSYSTEM

- 4) MEMCjr
- 5) DRAM, ROM, DRAM & ROM SIMMs

VIDEO SUBSYSTEM

- 6) VRAM SIMMs
- 7) Video Clock Generator
- 8) CLUT/DAC

I/O SUBSYSTEM

- 9) PrimeTime & Floppy
- 10) SCSI
- 11) Serial Ports
- 12) CUDA, ADB Port, & Power

SOUND SUBSYSTEM

13) Sound Input & Sound Output

MISCELLANEOUS

14) Test Points

Brazil Roms-052

7

NOTICE OF PROPRIETARY PROPERTY

(i) To maintain this document in confidence.

Not to reproduce or copy it. Not to reveal or publish it in whole or in part. 8

PRIMUS_VAL Table of Contents Jay Rickard Apple Computer, Inc. Page 1 of 14 6 4 3

























