

Revision History

REFERENCE DESIGNATIONS	
LAST USED	NOT USED
BT1	
C194	C37-42 C44-46 C133-134 C140-144
D2	
F2	
G2	G1
J18	
L14	L3-5 L10
LP3	
Q8	
R142	R17 R66-67 R71-74 R76-77 R89 R129
RP14	RP7
S1	
TP266	TP93-94 TP99-100 TP102-103 TP106 TP111-112 TP115-117 TP119-125 TP127-129 TP166 TP175 TP189-190 TP194 TP198 TP217-218 TP220-221 TP255 TP259
U35	U12-15 U31 U34
Y2	Y1

Proto2 to EVT1	
Page 2	Added R95, R96 to route BCLK/2 to SCSI_CLK for 33 MHz board Rearranged signals on RP1 for ease of routing Changed U1 from 355S0002 to 359S0021 (MC88916 to MC88920) Changed R13 from 365Ω to 95.3Ω for 88920 Added R130, R131 to select 88920 or CUDA as Sys_Reset* source
Page 3	Rearranged signals on RP3 for ease of routing
Page 4	Added R99 to pull up CUDA RESET* output
Page 5	Added U23, U25, C125, C126, R97, and R98 to put ROM on board
Page 7	Added U34 and R129 to expand CPU ID field to 8 bits
Page 8	Changed J5 from 519-0595 to 519-0591
Page 9	Changed J6 from 515-0180 to 515-0908
Page 10	Changed BCLK2 to SCSI_CLK Added C121 and R94 as termination for SCSI_CLK Rearranged signals on RP14 for ease of routing Changed J8 from 519-0597 to 519-0593
Page 11	Changed J11 from 517-0541 to 517-0714 (snap in 8 pin DIN) Changed J10 from 517-0541 to 517-0764 (9 pin DIN) for WorldPort Added C123 to bypass +5VFF for WorldPort connector
Page 12	Changed J14 from 517-0542 to 517-0715
Page 13	Removed U31, R71-R74, R76, R77, and C140-C143 Added R100 and R101 to attenuate DFAC II speaker driver Added U33, R102-R127, C176-C185, Q3, and Q4 for sound output only option Added R128 for sound input ground isolation Added D2, Q5-Q7 to protect DFAC II from ESD
Page 14	Added test points

EVT1 to Validation	
Page 2	Changed R13 from 95.3Ω to 121Ω per 88920 4-corner testing
Page 3	Added U35 and R136 to drive SlotReset* with CPU_RSTO* Added C189-C194 to bypass I/O Expansion Slot
Page 4	Removed RP7, R89 (signal termination for VRAM bank 1)
Page 6	Removed U12-U15, C37-C42, C44-C46, R17 to remove onboard VRAM
Page 7	Changed R20 from 10Ω to 33Ω (101S1331) Changed R30, R93 from 0Ω to 47Ω (101S1471) Changed R31 from 4.7KΩ to 1.5KΩ (101S1153) Changed R32 from 1.8KΩ to 1KΩ (101S1103) Changed R92 from 5.6Ω to 3.3Ω (101S1330) Removed U34 and R129 (PrimeTime2 does the right thing) Added R132-R133, J18 to correctly set Primus/Aladdin CPU_ID bit 2
Page 8	Changed R41 from 22Ω to 47Ω (101S1471) Changed C73, C80, C82 from 100pF to 1000pF (131S1033) Removed L3-L5 Added R138-R139 to bridge digital and chassis grounds Added R140-R142 to create RC low pass filter for RGB outputs
Page 9	Added R137, C188 to filter BGACK*
Page 10	Changed J7 from 515-0843 to 515-0906
Page 12	Changed U29 (CUDA) from version 2.35 to version 2.37 (341S0788)
Page 13	Changed C149, C150 from 22μF to 47μF (126S4710) Changed J16 from 515-0431 to 519-0815 Changed J16 again (from 519-0815 to 515-0439) Changed R101 from 18KΩ to 1.5KΩ (101S1153) Changed R103, R112 from 750Ω to 6.2KΩ (101S1623) Changed R104, R113 from 510Ω to 4.7KΩ (101S1473) Changed Q2 from 2N3906 to 2N3904 (372S3904) Removed R66, R67 Added R134-R135 and C186-C187 to sound output circuitry
Page 14	Changed TP62 connection from DSF0 to BGACKF* Moved TP62, TP151, TP176, TP256 Added TP260-TP266 Removed TP93-TP94, TP166, TP175, TP189-TP190, TP194, TP198, TP255

PRIMUS Logic Board Schematics

- 1) Table of Contents, Revision History
- PROCESSOR BUS
- 2) Processor & Clock
 - 3) I/O Expansion Slot
- MAIN MEMORY SUBSYSTEM
- 4) MEMCjr
 - 5) DRAM, ROM, DRAM & ROM SIMMs
- VIDEO SUBSYSTEM
- 6) VRAM SIMMs
 - 7) Video Clock Generator
 - 8) CLUT/DAC
- I/O SUBSYSTEM
- 9) PrimeTime & Floppy
 - 10) SCSI
 - 11) Serial Ports
 - 12) CUDA, ADB Port, & Power
- SOUND SUBSYSTEM
- 13) Sound Input & Sound Output
- MISCELLANEOUS
- 14) Test Points

NOTICE OF PROPRIETARY PROPERTY


The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:








- To maintain this document in confidence.
- Not to reproduce or copy it.
- Not to reveal or publish it in whole or in part.

PRIMUS_VAL
Table of Contents

Size	Rev	Build	Board	Date
D				5/26/93
Engineer:				Jay Rickard
Apple Computer, Inc.				Page 1 of 14

Brazil Rom5-052






NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.

PRIMUS_VAL I/O Expansion Slot					Size	Rev	Build	Board	Date
Apple Computer, Inc.					D				4/19/93
					Engineer: Jay Rickard				
					Page 3 of 14				





NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.

PRIMUS_VAL	Size	Rev	Build	Board	Date
MEMCjr & RPAKs	D	4			4/15/93
Apple Computer, Inc.	Engineer:	Jay Rickard			
			Page	4	of 14






NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.



NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.


PRIMUS_VAL
Video Clock Generator


Apple Computer, Inc.

Size	Rev	Build	Board	Date
D				5/26/93

Engineer: Jay Rickard

Page 7 of 14





NOTICE OF PROPRIETARY PROPERTY


The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.

PRIMUS_VAL
PrimeTime & Floppy

Apple Computer, Inc.

Size	Rev	Build	Board	Date
D				5/7/93
Engineer:				Jay Rickard
				Page 9 of 14



NOTICE OF PROPRIETARY PROPERTY


The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.

PRIMUS VAL
SCSI

Apple Computer, Inc.



Size	Rev	Build	Board	Date
D				4/19/93
Engineer:		Jay Rickard		
		Page 10 of 14		



NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- To maintain this document in confidence.
- Not to reproduce or copy it.
- Not to reveal or publish it in whole or in part.



$$80 \text{ mA} \times 22 \Omega = 1.76 \text{ mV}$$

NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- To maintain this document in confidence.
- Not to reproduce or copy it.
- Not to reveal or publish it in whole or in part.

PRIMUS_VAL
CUDA, ADB Port, Power

Size	Rev	Build	Board	Date
D				4/15/93


Engineer: Jay Rickard

Apple Computer, Inc.

Page 12 of 14

Note: The components in block #1 are needed only for a board that has sound output capability only (no sound input). See the BOM for the stuff/don't stuff component list.

- 1) Change R135 to 470k Ω
- 2) Change R134 to 0 Ω
- 3) Remove R68
- 4) Short Q2-1 to Q2-3
Remove Q2;



NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.

Size	Rev	Build	Board	Date
D	5/3/93			
Engineer:				Jay Rickard
Apple Computer, Inc.				Page 13 of 14

2001191

+12VSound (13) TP1
G2_OE (7) TP2
+5V_SENSE (12) TP3
236CH0_DIFFM (10) TP4
2X_Clk (2) TP5
A2DC (13) TP6
A2E_SND_IN (13) TP7
A2B (13) TP8
AC843_Comp (8) TP9
AC843_VIDCLK (8) TP10
AC843_VRef (8) TP11
ACDC_CSynC* (8) TP12
ACDC_FSAAdj (8) TP13
ADB_IN (12) TP14
ADB_IN_O (12) TP15
ADB_OUT (12) TP16
ADB_OUT_O (12) TP17
ADB_PWR (12) TP18
AttenL (13) TP19
AttenR (13) TP20
BCK1TermTP (2) TP21
BCK2TermTP (2) TP22
BCLK0 (2) TP23
BCLK2 (2,9) TP24
BCLKDiv2 (2) TP25
BG*_IO (4,9) TP26
BR*_IO (3,4,9) TP27
BR_SONIC* (3,9) TP28
BYPASS (13) TP29
BYTEACK* (9,12) TP30
Blue (8) TP31
Bridge1 (13) TP32
BypassTP (13) TP33
C32M (7,9) TP34
C3_6864MA (9,11) TP35
C3_6864MB (9,11) TP36
CBlank* (4,8) TP37
CLUT_CS* (4,8) TP38
CPUID_34_67 (7) TP39
CPUID_CS* (7,9) TP40
CSync* (4,8) TP41
CTSA* (11) TP42
CTSB* (11) TP43
CUDA_OSC (12) TP44


CUDA_OSC1 (12) TP45
CUDA_OSC2 (12) TP46
CUDA_PA0 (12) TP47
CUDA_PA1 (12) TP48
CUDA_PA2 (12) TP49
CUDA_PA4 (12) TP50
CUDA_PA5 (12) TP51
CUDA_PC0 (12) TP52
CUDA_VDD (12) TP53
CUDA_XFC (12) TP54
Clock_CS* (4,7) TP55
Clock_Data (4,7) TP56
Clock_FS2 (7) TP57
Clock_Ptr_Reset* (4,7) TP58
DCDA* (11) TP59
DCDB* (11) TP60
DRAS*[0] (4,5) TP61
BGACKF* (9) TP62
DTRA* (11) TP63
DTRB* (11) TP64
Dot_Clk (7,8) TP65
Dot_Clk* (7,8) TP66
ESP_DBP0 (10) TP67
ESP_DBP1 (10) TP68
Ethernet_IRQ* (9,10) TP69
GPI_MODEM (9,11) TP70
Green (8) TP71
HPOL (13) TP72
HPOL_ATT (13) TP73
HPOR (13) TP74
HPOR_ATT (13) TP75
HSync* (4,8) TP76
IIC_Clk (12,13) TP77
IIC_Data (12,13) TP78
IN_COMMON (13) TP79
IOR* (9,10,11) TP80
IOW* (9,10,11) TP81
LD* (4,8) TP82
LEFT_IN (13) TP83
MEMCjr_CBlank* (4) TP84
MEMCjr_DA[0] (4) TP85
MEMCjr_DA[4] (4) TP91
MEMCjr_DA[8] (4) TP95
MEMCjr_DCAS*[0] (4) TP97

MEMCjr_DRAS*[0] (4) TP101
MEMCjr_DSFO (4) TP104
MEMCjr_DSFI (4) TP105
MEMCjr_LD* (4) TP107
MEMCjr_ROM_OE* (4) TP108
MEMCjr_SOEO* (4) TP109
MEMCjr_SOEI* (4) TP110
MEMCjr_VA[0] (4) TP113
MEMCjr_VA[1] (4) TP114
MEMCjr_VA[5] (4) TP118
MEMCjr_VWE0* (4) TP126
MIC_POWER (13) TP130
Mode (11) TP131
ModemIn (13) TP132
ModemOut (13) TP133
NMI* (7,10,12) TP134
NMI_SET (7) TP135
OUT_SENSE (13) TP136
PB_IRQ0* (9,10) TP137
PB_IRQ1* (9,10) TP138
PB_IRQ2* (9,10) TP139
PB_IRQ3* (9,10) TP140
PRE_MIC_PWR (13) TP141
PT_WrData (9) TP142
PU_8530 (10,11) TP143
PreCkSync (7) TP144
PreDotCk (7) TP145
PreTermPwr (10) TP146
Pre_C32M (7) TP147
QVCC (13) TP148
QVEE (13) TP149
RIGHT_IN (13) TP150
ROM_BYTE (5) TP151
RTSA* (11) TP152
RTSB* (11) TP153
Red (8) TP154
Reset* (2,4,12) TP155
Reset_High (4,10) TP156
RxDA (11) TP157
RxDB (11) TP158
SC11412_AVDD (7) TP159
SC11412_DVDD (7) TP160
SC11412_XTLIN (7) TP161
SCCWReq* (9,11) TP162

SCC_CS* (9,11) TP163
SCC_IRQ* (9,10,11) TP164
SCC_PCik (9,11) TP165
SCSI_CLK (2,10) TP167
SCSI_CLK_TermTP (10) TP168
SCSI_CS* (9,10) TP169
SCSI_Dack* (9,10) TP170
SCSI_DReq (9,10) TP171
SCSI_IRQ* (9,10) TP172
SMode0 (10) TP173
SMode1 (10) TP174
Scale_C32M (7) TP176
SndIn_CS* (9,13) TP177
SndIn_Clk (9,13) TP178
SndIn_Data (9,13) TP179
SndOutL (9,13) TP180
SndOutR (9,13) TP181
SpkrDrv* (13) TP182
SpkrDrv (13) TP183
Spkr_Amp_In (13) TP184
Spkr_Amp_Pwr2 (13) TP185
Spkr_Amp_Vol (13) TP186
TIP* (9,12) TP187
TREQ* (9,12) TP188
Tst_SCLK0_Trm (6) TP191
TxDA (11) TP192
TxDB (11) TP193
VCC_32M (7) TP195
VIA_CLK (9,12) TP196
VIA_DATA (9,12) TP197
VREF* (13) TP199
VREF+ (13) TP200
VSync* (4,8) TP201
VidCk (4,8) TP202
Video_IRQ* (4,9,10) TP203
Video_VCC (7,8) TP204
clkAGnd (2) TP205
clkEnable (2) TP206

clkMR (2) TP207
clkRC (2) TP208
clkSync (2,7) TP209
clkVoc (2) TP210
hplnL (13) TP211
hplnL_TP (13) TP212
hplnR (13) TP213
hplnR_TP (13) TP214
ioPU (10,11) TP215
mixL (13) TP216
mixR (13) TP219
tpCkRC (2) TP222
vBattery (12) TP223
MEMCjr_DRAS*[3] (4) TP224
MEMCjr_DRAS*[4] (4) TP225
MEMCjr_Test (4) TP226
C_PWM (9) TP227
BR_PWM (9) TP228
PWR_SAVER (9) TP229
PT_Test (9) TP230
BG_SONIC* (9) TP231
SONIC_CS* (9) TP232
EtherPROM_CS* (9) TP233
FastReset* (12) TP234
BR*_Spare (4) TP235
BG*_Spare (4) TP236
MEMCjr_EN245* (4) TP237
MEMCjr_DIR245 (4) TP238
SpkrAD (13) TP239
SndOutOnlyL (13) TP240
SndOut_HPOR (13) TP241
SndOut_HPOL (13) TP242
SndOutLQ (13) TP243
SndOutRQ (13) TP244
mixL* (13) TP245
mixR* (13) TP246
soL1 (13) TP247
soL2 (13) TP248
soL3 (13) TP249
soR1 (13) TP250
soR2 (13) TP251
soR3 (13) TP252
SndOutLB (13) TP253
SndOutRB (13) TP254

HPOR_Prot (13) TP256
HPOL_Prot (13) TP257
PLL_Reset* (2) TP258



MEMCjr_VRAS1* (4) TP260
MEMCjr_VCAS1* (4) TP261
MEMCjr_TROE1* (4) TP262
MEMCjr_SCLK1 (4) TP263
SndOutLD (13) TP264
SndOutRD (13) TP265
PreSlotReset* (3) TP266

NOTICE OF PROPRIETARY PROPERTY

The information contained herein is the proprietary property of Apple Computer, Inc. The possessor agrees to the following:

- (i) To maintain this document in confidence.
- (ii) Not to reproduce or copy it.
- (iii) Not to reveal or publish it in whole or in part.