




sheet	CONTENTS
1	CPU & FPU
2	System ASIC, clock, RAM buffers
3	ROM & ROM SIMM
4	DRAM & DRAM SIMM
5	VRAM & VRAM SIMM
6	ARIEL
7	Combo & SCSI connector
8	96-pin PDS connector
9	serial ports
10	DFAC II, sound I/O
11	CUDA
12	Foxconn connector
13	revision history (start to EVT)
14	revision history (post-EVT)
15	test points



In FF, DSACK0, DSACK1, IPL[2] pulled up by 1kΩ (instead of 4.7kΩ).

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer, Inc	
X.X	_____	DRAFTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: (I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE (II) NOT TO REPRODUCE OR COPY IT (III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
X.XX	_____	ENG APPD	MFG APPD		
X.XXX	_____	QA APPD	DESIGNER		
ANGLES	_____	RELEASE	SCALE		
DO NOT SCALE DRAWINGS		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	TITLE SLICEV301 October 6, 1992 Zenon Kuc, x2-5086 This space for rent.
THIRD ANGLE PROJECTION				DRAWING NUMBER	
					REV.
					SHT 1 OF 15

ECS CAD GENERATED



NOTES
With only one slot supported, can tie SLOT1IRQ, SLOT0IRQ high.
Unconnected pins on Spice:
PCMCIA3, PCMCIA4, PCMCIA5


SPICE, CLOCK, and RAM DATA BUFFERS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(ii) NOT TO REPRODUCE OR COPY IT
(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED


Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 2	OF 15



ROM and ROM SIMM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 (I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 (II) NOT TO REPRODUCE OR COPY IT
 (III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART



DRAM SIMM connector is a thru-hole part, saves \$0.37


DRAM & DRAM SIMMs

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(II) NOT TO REPRODUCE OR COPY IT
(III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE D	DRAWING NUMBER	REV.
SCALE	SHT 4 OF 15	



pin 15 tied high to permit use of 333s0177

To support only 256kB VRAM SIMM, leave pins 23, 28, 57, 62 unconnected.


RC filters go beneath VRAM SIMM

VRAM AND VRAM SIMM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(ii) NOT TO REPRODUCE OR COPY IT
(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

SIZE D	DRAWING NUMBER	REV.
SCALE	SHT 5 OF 15	




NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(II) NOT TO REPRODUCE OR COPY IT
(III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 6 OF 15	




thin traces, wide spaces
if space is at a minimum,
give more consideration to ACK* and REQ*
vias require large clearance from ground

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(ii) NOT TO REPRODUCE OR COPY IT
(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 7 OF 15	



FAN_SPEED is only unconnected net.


LC-COMPATIBLE PDS CONNECTOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(II) NOT TO REPRODUCE OR COPY IT
(III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc.

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 8 OF 15	



chassis ground plane should extend under DFAC2
minimum 50 mil space between digital ground and chassis ground


DFAC II, SOUND IN/OUT

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(II) NOT TO REPRODUCE OR COPY IT
(III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 10 OF 15	




SCC TRANSCEIVERS, MODEM PORT, PRINTER PORT

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(II) NOT TO REPRODUCE OR COPY IT
(III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 9 OF 15	




CUDA & POWER MONITOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(I) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(II) NOT TO REPRODUCE OR COPY IT
(III) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 11 OF 15	




NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(ii) NOT TO REPRODUCE OR COPY IT
(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 12 OF 15	

8	7	6	5	4	3	2	1
REVISION HISTORY							
Version 0.1 --- deltas from Foster Farms schematic March 16, 1992		Version 0.3b --- deltas from version 0.2b schematic April 12, 1992		Version 1.01 --- PRE-EVT PCB --- deltas from version 1.0 schematic May 15, 1992		Version 2.04 --- deltas from version 2.03 schematic June 29, 1992	
sheet 1	5 0.1µF caps on 68030 (was 2 0.1µF, 2 0.01µF, 300pF caps) 2 0.1µF caps on FPU (was no caps) DSACK0, DSACK1, and IPL2 pulled up by 4.7kΩ (was 1kΩ)	sheet 2	eliminated V8.3, added Spice system ASIC added 22Ω resistors to four new pins: CASVML*, CASVLL*, VSC*, ALTROM*	sheet 2	need to connect Spice pin 29 to CORE1_PWR	sheet 2	changed L11 to 0805 part (was 159S0003) cleaned up Rs and Cs so that ref. designators and values are readable
sheet 2	0.1µF caps on LS245s (was 0.01µF) No VGA clock support (was separate VGA clock) Support for only 1 slot (was three slots)	sheet 3	eliminated ROM SIMM PAL	sheet 11	added attenuation resistors R87 and R83 on speaker output signal	sheet 12	replaced GND with CHASSIS on speaker (pins A29 and A31)
sheet 3	two x16 ROMs (was four x8 ROMs) ROM SIMM added PLD added for Flash ROM support	sheet 5	fixed CAS connections to VRAM banks	sheet 12	added pull-down resistor R84 on CUDA_PA4 net	Version 2.05 --- deltas from version 2.04 schematic July 10, 1992	
sheet 4	0.1µF caps on each DRAM (was 0.1µF and 0.01µF)	sheet 8	fixed FD_WR_DATA connection to SWIM2	sheet 13	disconnected ALL_SND from Foxconn pin A24 disconnected TRICKLE+5V from Foxconn pin A47 disconnected GND from Foxconn pins C1:C20	sheet 1	connected RMC* to PDS connector (sheet 8)
sheet 6	eliminated video out support (was DB-25 connector)	sheet 11	specified R and C values on sheet	Version 2.0 --- deltas from version 1.01 schematic May 30, 1992		sheet 2	removed R44 (don't need FSWIMCLK net anymore) removed SWIM* net
sheet 7	eliminated 50-pin HD connector eliminated 4-pin SCSI connector	sheet 12	added pull-up resistor to SHUTDOWN_ENABLE* line	sheet 5	placed on-board VRAM (U44 and U45) on RD[0:15] bus (was on D11R2*), bus --- changed for loading reasons)	sheet 8	connected RMC* to CPU (sheet 1) deleted FANSPD net on pin A31 (added FAN_SPEED label)
sheet 8	eliminated 20-pin floppy connector	sheet 13	added push-button interface	sheet 12	connected U39, pin 16 (CUDA PC2) to NMI* (was connected to IPL2* --- changed to be able to generate NMI) added pull-up resistor R99 to NMI* net	sheet 12	deleted unconnected nets to A24, A25, A27, A33-A35, C11-C20
sheet 12	using CUDA (was Egret)	Version 0.4b --- deltas from version 0.3b schematic April 16, 1992		Version 2.01 --- deltas from version 2.0 schematic June 13, 1992		Version 2.06 --- deltas from version 2.05 schematic July 20, 1992	
sheet 15	added FoxConn symbol: SCSI, floppy, analog, power connectors	sheet 2	pinned out Spice, adding extra VSS	sheet 2	need to connect Spice pin 29 to CORE1_PWR need to change pin name VSYNC (pin 145) to NMI added net NMI* to pin 145	sheet 1	added 15 discrete 0805 4.7kΩ resistors as pull-ups (R107-R121) (removed 16-pin SOIC Rpak RP1)
Version 0.2 --- deltas from version 0.1 April 3, 1992		sheet 3	three-pin jumper added for on-board Flash ROM support connected FLASH_WE* to IOW* on Spice	sheet 5	placed on-board VRAM (U44 and U45) on RD[0:15] bus (was on D11R2*), bus --- changed for loading reasons)	sheet 3	updated VPP circuit notes
all	using 0805 packages for discrete Rs and Cs (was 1206)	sheet 11	added 4-conductor stereo-in jack (was 3-conductor jack) added L 3-pak and L 4-pak (was discrete inductors) placed back-to-back electrolytic caps on BYPASS pin (was non-polarized cap) added 4.7kΩ pull-up to SND* (sound PWM) AC-coupled speaker output from DFAC II	sheet 12	connected U39, pin 16 (CUDA PC2) to NMI* (was connected to IPL2* --- changed to be able to generate NMI) added pull-up resistor R99 to NMI* net	sheet 6	changed C69, C70, C71 to 180pF (was 100pF) to slow down analog video edges
sheet 2	22Ω discrete resistors used (was RPAKs) 22Ω resistors placed near system ASIC (was on various pages) added notes on placement of C73, C115 eliminated R42 on TESTEN* pin (was 0Ω) eliminated labels on unused pins fixed C15 (was wrong symbol, wrong value) connected MONID2 so ASIC can detect 512 vs 640 resolution grounded MONID0 (was floating)	sheet 13	moved push-button interface to A[41:50] (was C[1:10])	Version 2.02 --- deltas from version 2.01 schematic June 21, 1992		sheet 10	added C114 to far side of voltage divider, deleted C112 (0.22µF) changed R87 to 270Ω (was 390Ω) changed R83 to 150Ω (was 220Ω)
sheet 4	22Ω resistors moved to sheet 2 DRAM SIMM moved from sheet 5	Version 0.5b --- deltas from version 0.4b schematic April 28, 1992		sheet 1	updated to ECS version 2.4	sheet 12	disconnected pin C7 from GND
sheet 5	22Ω resistors moved to sheet 2 256kB VRAM added	sheet 2	changed clock oscillator to plastic surface-mount (was full-size metal can) added inductor and caps to ground pin on clock oscillator added resistor and capacitor to C32M line updated Spice symbol	sheet 2	updated U16, U17 and RP1	Version 2.10 --- deltas from version 2.06 schematic July 22, 1992	
sheet 6	filtered VSYNC signal removed 12-pin video overlay connector removed video RC filters moved to sheet 5	sheet 3	changed J12 to two-pin jumper (was three-pin jumper)	sheet 4	updated U23, U24, U25, U26, U27, U28, U29 and U30	sheet 1	added 4.7kΩ pull-up resistor (R122) to R_W added 10kΩ pull-down resistor (R123) on FC0 added two 0.1µF capacitors (C136, C137) on U17 (FPU)
sheet 7	added 1A fuse on external SCSI connector	sheet 4	changed DRAM SIMM to 0.3" row spacing (was 0.4")	sheet 7	changed U32 to 85C80 (was 85C81)	sheet 2	deleted R8, BURNIN net on PA0 (U15, pin 65) --- now +5V deleted R71 (47Ω) on FFDDWR T-network moved R69 and R5 to sheet 2 from sheet 6 (DOTCLK)
sheet 8	using SWIM2 (was SWIM) --- no schematic change required	sheet 12	changed R21 connection to CUDAVCC (was +5V) added pull-up resistor to CUDA_PA2 line changed switch part number	sheet 8	deleted U33 (SWIM2), moved R70, R71, and C80 to page 2 --- ELIMINATED SHEET 8 --- (other sheets move up one)	sheet 6	moved R69 and R5 from sheet 6 to sheet 2 (DOTCLK)
sheet 10	added second 75175 for GPI support on serial ports will try to eliminate RC paks	Version 0.6b --- deltas from version 0.5b schematic April 28, 1992		sheet 10	updated U14, U47, LP2	sheet 10	changed R103 to 33kΩ (was 4.7kΩ) deleted R36 (was 4.7kΩ pull-up on SND*) added 10kΩ resistor (R124) between op-amp output and QVEE R124 to be stuffed only when U47 is LM358 added unused portion of U47 to schematic deleted C114 (0.1µF capacitor on AMP_L)
sheet 11	changed C17, C18 to 3.3µF (was 10µF)	sheet 2	removed inductor and caps to ground pin on clock oscillator removed resistor and capacitor on C32M line added ~0.001µF capacitor to CLK_PWR line updated Spice symbol	sheet 11	updated LP1	sheet 11	connected HPOUTL to R26 (was R27) connected HPOUTR to R27 (was R26) EXT_RIGHTIN connected to LP2 pin 2 (was pin 3) EXT_LEFTIN connected to LP2 pin 3 (was pin 2) SIN2 connected to LP2 pin 6 (was pin 7) SIN4 connected to LP2 pin 7 (was pin 6) DFAC_CLK net name changed to IIC_CLK DFAC_DATA net name changed to IIC_DATA
sheet 12	added 1A fuse on ADB port eliminated C140 on U40 (was 0.1µF) hooked up CUDA for soft-power added note on placement of C141 second ADB port added	Version 0.7b --- deltas from version 0.6b schematic April 30, 1992		sheet 10	added dual surface-mount LPAKs	sheet 11	DFAC_CLK net name changed to IIC_CLK DFAC_DATA net name changed to IIC_DATA R24 changed to 330kΩ (was 100kΩ) C110 changed to 3.3µF (was 0.1µF)
sheet 13	eliminated Q2, R32, R79, since no internal CD-ROM drive changed C142, C3, and C1 to 3.3µF (was 10µF)	sheet 3	added superfluous VPP_ENABLE circuitry	sheet 12	moved push-buttons back to C1-C10 (was A41-A50) moved AMP_OE to pin A37 (was A27) connected DFAC_GND to pin A31 connected pin A23 to +5V (was MICPWR)	Version 2.11 --- deltas from version 2.10 schematic August 6, 1992	
sheet 14	changed C24, C25, C122 to 3.3µF (was 10µF)	sheet 9	changed pin B1 on PDS to DFAC_GND (was CHASSIS)	Version 2.02 --- deltas from version 2.01 schematic June 21, 1992		Version 2.2222 --- EVT PCB --- deltas from version 2.10 schematic August 6, 1992	
sheet 15	added lots of comments A20 connected to MONID2 (was called RES640) A25 renamed SPARE_1 (was RESERVED) A27-A30 renamed to AMP.... (was SPKR....) A31 and A37 named SPARE_2 and SPARE_3 A39 named POWER_SAVER	sheet 11	changed L19 and L20 to new 100µH part (was 82µH)	sheet 2	changed G1 to full-size metal can (was plastic surface mount)	sheet 1	R107-R116, R121, R122 pulled up to CPU_PWR (was +5V) (change made for more flexible routing)
Version 0.2b --- deltas from version 0.2 schematic April 8, 1992		Version 0.8b --- deltas from version 0.7b schematic May 12, 1992		sheet 5, sheet 6	connected on-board VRAMs directly to ARIEL (was through RC filter)	sheet 10	named 3 nets (MODEM, TWO_CAPS, UNUSED_AMP)
sheet 11	consolidated sheets 11, 13, & 14 into one sheet eliminated DFAC, added DFAC II	sheet 2	updated Spice symbol	sheet 6	changed L5, L6, L7 to 0805 parts (were 159S0003) changed U31 to Ariel+ (was Ariel)	sheet 11	named 4 nets (XFC, VBATT, BATT, CUDA_RESET)
Version 1.0 --- deltas from version 0.8b schematic May 14, 1992		sheet 11	added 4.7kΩ pull-up resistors to DFAC_DATA and DFAC_CLK lines changed R20, R21, R22 and R72 to 100kΩ pull-ups (was 4.7kΩ)	sheet 7	changed L8 to 0805 part (was 159S0003)	sheet 14	added 156 test points
Version 2.0 --- deltas from version 1.01 schematic May 30, 1992		Version 1.0 --- deltas from version 0.8b schematic May 14, 1992		sheet 9	removed L12, L13, L14 removed RC paks from the serial ports replaced U36 and U46 (was 75175, is 26LS32)	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING (i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE (ii) NOT TO REPRODUCE OR COPY IT (iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
Version 2.01 --- deltas from version 2.0 schematic June 13, 1992		sheet 2	connected SCC_CLK on Spice to Combo chip (sheet 7) (was C3_7M to all three pins: RTXCA, RTXCB, PCK)	sheet 10	added dual surface-mount LPAKs	ECS CAD GENERATED	
Version 2.02 --- deltas from version 2.01 schematic June 21, 1992		sheet 11	added U47 and associated resistors and capacitors (was ALL_SND connected to U14, pins 34 and 35; was 2.2µF capacitors between pins 8 & 9, and pins 10 & 11).	sheet 12	moved push-buttons back to C1-C10 (was A41-A50) moved AMP_OE to pin A37 (was A27) connected DFAC_GND to pin A31 connected pin A23 to +5V (was MICPWR)	Apple Computer, Inc	
Version 2.03 --- deltas from version 2.02 schematic June 22, 1992		Version 2.03 --- deltas from version 2.02 schematic June 22, 1992		sheet 12	replaced DFAC_GND with CHASSIS on microphone (pin A22) replaced DFAC_GND with GND on speaker (pins A29 and A31) eliminated speaker signals to push-button board grounded pin C7 (for Hook PCB in Slice box)	DRAWING NUMBER	
Version 2.04 --- deltas from version 2.03 schematic June 29, 1992		Version 2.04 --- deltas from version 2.03 schematic June 29, 1992		Version 2.04 --- deltas from version 2.03 schematic June 29, 1992		REV.	
Version 2.05 --- deltas from version 2.04 schematic July 10, 1992		Version 2.05 --- deltas from version 2.04 schematic July 10, 1992		Version 2.05 --- deltas from version 2.04 schematic July 10, 1992		SCALE	
Version 2.06 --- deltas from version 2.05 schematic July 20, 1992		Version 2.06 --- deltas from version 2.05 schematic July 20, 1992		Version 2.06 --- deltas from version 2.05 schematic July 20, 1992		SHT 13 OF 15	
Version 2.07 --- deltas from version 2.06 schematic July 22, 1992		Version 2.07 --- deltas from version 2.06 schematic July 22, 1992		Version 2.07 --- deltas from version 2.06 schematic July 22, 1992			
Version 2.08 --- deltas from version 2.07 schematic June 22, 1992		Version 2.08 --- deltas from version 2.07 schematic June 22, 1992		Version 2.08 --- deltas from version 2.07 schematic June 22, 1992			
Version 2.09 --- deltas from version 2.08 schematic June 22, 1992		Version 2.09 --- deltas from version 2.08 schematic June 22, 1992		Version 2.09 --- deltas from version 2.08 schematic June 22, 1992			
Version 2.10 --- deltas from version 2.09 schematic June 22, 1992		Version 2.10 --- deltas from version 2.09 schematic June 22, 1992		Version 2.10 --- deltas from version 2.09 schematic June 22, 1992			
Version 2.11 --- deltas from version 2.10 schematic June 22, 1992		Version 2.11 --- deltas from version 2.10 schematic June 22, 1992		Version 2.11 --- deltas from version 2.10 schematic June 22, 1992			
Version 2.12 --- deltas from version 2.11 schematic June 22, 1992		Version 2.12 --- deltas from version 2.11 schematic June 22, 1992		Version 2.12 --- deltas from version 2.11 schematic June 22, 1992			
Version 2.13 --- deltas from version 2.12 schematic June 22, 1992		Version 2.13 --- deltas from version 2.12 schematic June 22, 1992		Version 2.13 --- deltas from version 2.12 schematic June 22, 1992			
Version 2.14 --- deltas from version 2.13 schematic June 22, 1992		Version 2.14 --- deltas from version 2.13 schematic June 22, 1992		Version 2.14 --- deltas from version 2.13 schematic June 22, 1992			
Version 2.15 --- deltas from version 2.14 schematic June 22, 1992		Version 2.15 --- deltas from version 2.14 schematic June 22, 1992		Version 2.15 --- deltas from version 2.14 schematic June 22, 1992			
Version 2.16 --- deltas from version 2.15 schematic June 22, 1992		Version 2.16 --- deltas from version 2.15 schematic June 22, 1992		Version 2.16 --- deltas from version 2.15 schematic June 22, 1992			
Version 2.17 --- deltas from version 2.16 schematic June 22, 1992		Version 2.17 --- deltas from version 2.16 schematic June 22, 1992		Version 2.17 --- deltas from version 2.16 schematic June 22, 1992			
Version 2.18 --- deltas from version 2.17 schematic June 22, 1992		Version 2.18 --- deltas from version 2.17 schematic June 22, 1992		Version 2.18 --- deltas from version 2.17 schematic June 22, 1992			
Version 2.19 --- deltas from version 2.18 schematic June 22, 1992		Version 2.19 --- deltas from version 2.18 schematic June 22, 1992		Version 2.19 --- deltas from version 2.18 schematic June 22, 1992			
Version 2.20 --- deltas from version 2.19 schematic June 22, 1992		Version 2.20 --- deltas from version 2.19 schematic June 22, 1992		Version 2.20 --- deltas from version 2.19 schematic June 22, 1992			
Version 2.21 --- deltas from version 2.20 schematic June 22, 1992		Version 2.21 --- deltas from version 2.20 schematic June 22, 1992		Version 2.21 --- deltas from version 2.20 schematic June 22, 1992			
Version 2.22 --- deltas from version 2.21 schematic June 22, 1992		Version 2.22 --- deltas from version 2.21 schematic June 22, 1992		Version 2.22 --- deltas from version 2.21 schematic June 22, 1992			
Version 2.23 --- deltas from version 2.22 schematic June 22, 1992		Version 2.23 --- deltas from version 2.22 schematic June 22, 1992		Version 2.23 --- deltas from version 2.22 schematic June 22, 1992			
Version 2.24 --- deltas from version 2.23 schematic June 22, 1992		Version 2.24 --- deltas from version 2.23 schematic June 22, 1992		Version 2.24 --- deltas from version 2.23 schematic June 22, 1992			
Version 2.25 --- deltas from version 2.24 schematic June 22, 1992		Version 2.25 --- deltas from version 2.24 schematic June 22, 1992		Version 2.25 --- deltas from version 2.24 schematic June 22, 1992			
Version 2.26 --- deltas from version 2.25 schematic June 22, 1992		Version 2.26 --- deltas from version 2.25 schematic June 22, 1992		Version 2.26 --- deltas from version 2.25 schematic June 22, 1992			
Version 2.27 --- deltas from version 2.26 schematic June 22, 1992		Version 2.27 --- deltas from version 2.26 schematic June 22, 1992		Version 2.27 --- deltas from version 2.26 schematic June 22, 1992			
Version 2.28 --- deltas from version 2.27 schematic June 22, 1992		Version 2.28 --- deltas from version 2.27 schematic June 22, 1992		Version 2.28 --- deltas from version 2.27 schematic June 22, 1992			
Version 2.29 --- deltas from version 2.28 schematic June 22, 1992		Version 2.29 --- deltas from version 2.28 schematic June 22, 1992		Version 2.29 --- deltas from version 2.28 schematic June 22, 1992			
Version 2.30 --- deltas from version 2.29 schematic June 22, 1992		Version 2.30 --- deltas from version 2.29 schematic June 22, 1992		Version 2.30 --- deltas from version 2.29 schematic June 22, 1992			
Version 2.31 --- deltas from version 2.30 schematic June 22, 1992		Version 2.31 --- deltas from version 2.30 schematic June 22, 1992		Version 2.31 --- deltas from version 2.30 schematic June 22, 1992			
Version 2.32 --- deltas from version 2.31 schematic June 22, 1992		Version 2.32 --- deltas from version 2.31 schematic June 22, 1992		Version 2.32 --- deltas from version 2.31 schematic June			



Version 3.00 --- deltas from version 2.2222 schematic September 24, 1992	
sheet 2	added 0.01µF cap (C142) on CORE1_PWR added 0.01µF cap (C143) on CORE2_PWR disconnected FAST_RESET line from Spice pin 54 now pulled up to +5V added Apple p/n on Spice --- 343S0132 added 22Ω resistors on floppy signals (R125-R132) FFDDWR net name changed to FFD_WR_DATA
sheet 3	added Apple p/n on U21 --- 341-0531 added Apple p/n on U22 --- 341-0532
sheet 5	updated Apple p/n on VRAM (U44, U45) --- 333S0176
sheet 6	changed C66 to 33pF (was 47 pF)
sheet 10	eliminated LP2A, LP3A (dual SMT footprints) changed C4, C5 to 47µF (was 22µF) added Apple p/n on L19, L20 --- 152S0041 added CPNR on U47 --- CPNR 18676 changed R83 to 147Ω (was 150Ω) added 10Ω resistor (R133) and inductor (L21) between GND and CHASSIS named one net (GROUND_BRIDGE)
sheet 11	updated Apple p/n on CUDA --- 341S0417 named one net (F+5V)
sheet 12	added 0.001µF cap (C144) on +12V net added 0.001µF cap (C145) on +5V net added Apple p/n on Foxconn (J14) --- 513-0302 added 0.001µF cap (C147) to CPWM net added 0.001µF cap (C148) to BPWM net added 0.001µF cap (C149) to POWER_SAVER net added 0.1µF cap (C150) to TRICKLE+5V net

Version 3.01 --- deltas from version 3.00 schematic October 6, 1992	
sheet 2	added 0.001µF cap (C151) on +5V at L17 added 0.001µF cap (C152) on +5V at L2 changed R70 to 33Ω (was 47Ω)
sheet 5	changed C44-C59 to 33pF (was 100pF) connected +5V to pin 15 of U44 and U45 (permits use of 333s0177)
sheet 6	added 0.001µF cap (C153) on +5V at L3
sheet 8	added 33Ω resistor (R134) and 10pF capacitor (C154) on FCPUCLK
sheet 10	deleted R103 (was pull-up on All_SND) added R135, R136, R137, Q4 on All_SND net
sheet 12	disconnected F20 on Foxconn (was +5V)


REVISION HISTORY
page 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(ii) NOT TO REPRODUCE OR COPY IT
(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED



SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 14 OF 15	



TP1 ① — +5V_SENSE (11)
TP2 ① — ADDBA (11)
TP3 ① — ADDBB (11)
TP4 ① — ADBOUT (11)
TP5 ① — AII_AC (10)
TP6 ① — ALTROM* (2)
TP7 ① — ARIELVCCA (6)
TP8 ① — ARIELVCCD (6)
TP9 ① — ATTEN (10)
TP10 ① — ATTENL (10)

TP11 ① — B (6)
TP12 ① — BYPASS (10)
TP13 ① — BYTEACK* (2,11)
TP14 ① — C16M (2)
TP15 ① — C3_7M (2,7)
TP16 ① — CAS0H* (2)
TP17 ① — CAS0L* (2)
TP18 ① — CAS1H* (2)
TP19 ① — CAS1L* (2)
TP20 ① — CASVLL* (2)

TP21 ① — CASVML* (2)
TP22 ① — CBACK* (1)
TP23 ① — CBLANK* (2,6)
TP24 ① — CDIS* (1)
TP25 ① — CLIN* (1)
TP26 ① — CLUT* (2,6)
TP27 ① — COMBOVCC (7)
TP28 ① — COMP (6)
TP29 ① — CORE1_PWR (2)
TP30 ① — CORE2_PWR (2)

TP31 ① — CPU_PWR (1)
TP32 ① — CSYNC* (2,6)
TP33 ① — CUDAVCC (11)
TP34 ① — CUDA_PA1 (11)
TP35 ① — CUDA_PA4 (11)
TP36 ① — CUDA_PA5 (11)
TP37 ① — CUDA_PC0 (11)
TP38 ① — DACK* (2,7)
TP39 ① — DCDA* (7,9)
TP40 ① — DCDB* (7,9)

TP41 ① — DFAC_VCC (10)
TP42 ① — DOTCLK (2)
TP43 ① — DTOE* (2)
TP44 ① — DTRA* (7,9)
TP45 ① — DTRAMINUS (9)
TP46 ① — DTRB* (7,9)
TP47 ① — DTRBMINUS (9)
TP48 ① — EN245* (2)
TP49 ① — EN_RCVR (9)
TP50 ① — FAST_RESET* (11)

TP51 ① — FB (11)
TP52 ① — FCAS1H* (2,4,5)
TP53 ① — FCAS1L* (2,4,5)
TP54 ① — FDOTCLK (2,6)
TP55 ① — FD_WR_DATA (2)
TP56 ① — FRAS1* (2,4)
TP57 ① — FVSC (2,5)
TP58 ① — G (6)
TP59 ① — GPI (2,9)
TP60 ① — HPINL (10)

TP61 ① — HPOUTL (10)
TP62 ① — HPOUTR (10)
TP63 ① — IIC_CLK (10,11)
TP64 ① — IIC_DATA (10,11)
TP65 ① — IOR* (2,7)
TP66 ① — I_REF (6)
TP67 ① — MICPWR (10)
TP68 ① — MMUDIS* (1)
TP69 ① — NMI* (2,11)
TP70 ① — XFC (11)

TP71 ① — VBATT (11)
TP72 ① — MODEM (10)
TP73 ① — TWO_CAPS (10)
TP74 ① — UNUSED_AMP (10)
TP75 ① — OSCO (11)
TP76 ① — PORTA_INT (9)
TP77 ① — PORTB_INT (9)
TP78 ① — QVCC (10)
TP79 ① — QVEE (10)
TP80 ① — R (6)

TP81 ① — RA(0) (2)
TP82 ① — RA(1) (2)
TP83 ① — RA(10) (2)
TP84 ① — RA(2) (2)
TP85 ① — RA(3) (2)
TP86 ① — RA(4) (2)
TP87 ① — RA(5) (2)
TP88 ① — RA(6) (2)
TP89 ① — RA(7) (2)
TP90 ① — RA(8) (2)

TP91 ① — RA(9) (2)
TP92 ① — RAMRW* (2)
TP93 ① — RAS0* (2)
TP94 ① — RAS1* (2)
TP95 ① — ROM* (2)
TP96 ① — RTSA* (7,9)
TP97 ① — RTSB* (7,9)
TP98 ① — RXCA (9)
TP99 ① — RXCB (9)
TP100 ① — RXDA (7,9)

TP101 ① — RXDAMINUS (9)
TP102 ① — RXDAPLUS (9)
TP103 ① — RXDB (7,9)
TP104 ① — RXDBMINUS (9)
TP105 ① — RXDBPLUS (9)
TP106 ① — SCC* (2,7)
TP107 ① — SCCSOFT5 (7,9)
TP108 ① — SCCWREQ* (2,7)
TP109 ① — SCC_CLK (2,7)
TP110 ① — SCS1* (2,7)

TP111 ① — SCSIDRQ (2,7)
TP112 ① — SCSIIHQ (2,7)
TP113 ① — SND* (2,10)
TP114 ① — SNDCE* (2,10)
TP115 ① — SNDCLK (2,10)
TP116 ① — SOUND_MIX (10)
TP117 ① — SPKR_OUT (10)
TP118 ① — STERM* (1)
TP119 ① — TIP* (2,11)
TP120 ① — TREQ* (2,11)

TP121 ① — TRICKLE_DETECT (11)
TP122 ① — TRXCA* (7,9)
TP123 ① — TRXCB* (7,9)
TP124 ① — TXDA (7,9)
TP125 ① — TXDAMINUS (9)
TP126 ① — TXDAPLUS (9)
TP127 ① — TXDB (7,9)
TP128 ① — TXDBMINUS (9)
TP129 ① — TXDBPLUS (9)
TP130 ① — VIACLK (2,11)

TP131 ① — VIA_DATA (2,11)
TP132 ① — VID(0) (5,6)
TP133 ① — VID(1) (5,6)
TP134 ① — VID(10) (5,6)
TP135 ① — VID(11) (5,6)
TP136 ① — VID(12) (5,6)
TP137 ① — VID(13) (5,6)
TP138 ① — VID(14) (5,6)
TP139 ① — VID(15) (5,6)
TP140 ① — VID(2) (5,6)

TP141 ① — VID(3) (5,6)
TP142 ① — VID(4) (5,6)
TP143 ① — VID(5) (5,6)
TP144 ① — VID(6) (5,6)
TP145 ① — VID(7) (5,6)
TP146 ① — VID(8) (5,6)
TP147 ① — VID(9) (5,6)
TP148 ① — VPP1 (3)
TP149 ① — VPP2 (3)
TP150 ① — VPP_ENABLE (2,3)

TP151 ① — VREF (6,11)
TP152 ① — VREF* (10)
TP153 ① — VREF+ (10)
TP154 ① — VSC (2)
TP155 ① — VSC* (2)
TP156 ① — V_REF (6)

TEST POINTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
(i) TO MAINTAIN THE DOCUMENT IN CONFIDENCE
(ii) NOT TO REPRODUCE OR COPY IT
(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

ECS CAD GENERATED

Apple Computer, Inc

SIZE	DRAWING NUMBER	REV.
D		
SCALE	SHT 15 OF 15	