Asynchronous Circuit Design. Chris J. Myers Copyright © 2001 by John Wiley & Sons, Inc. ISBNs: 0-471-41543-X (Hardback); 0-471-22414-6 (Electronic)

> Asynchronous Circuit Design

Asynchronous Circuit Design. Chris J. Myers Copyright © 2001 by John Wiley & Sons, Inc. ISBNs: 0-471-41543-X (Hardback); 0-471-22414-6 (Electronic)

Asynchronous Circuit Design

Chris J. Myers



A Wiley-Interscience Publication

JOHN WILEY & SONS, INC.

New York / Chichester / Weinheim / Brisbane / Singapore / Toronto

Copyright @ 2001 by John Wiley and Sons, Inc., New York. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic or mechanical, including uploading, downloading, printing, decompiling, recording or otherwise, except as permitted under Sections 107 or 108 of the 1976 United States Copyright Act, without the prior written permission of the Publisher. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 605 Third Avenue, New York, NY 10158-0012, (212) 850-6011, fax (212) 850-6008, E-Mail: PERMREQ @ WILEY.COM.

This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold with the understanding that the publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional person should be sought.

ISBN 0-471-22414-6.

This title is also available in print as ISBN 0-471-41543-X.

For more information about Wiley products, visit our web site at www.Wiley.com.



Contents

	Prefe	ace	xiii
	Ackn	nowledgments	xvii
1	Intro	oduction	1
	1.1	Problem Specification	1
	1.2	Communication Channels	2
	1.3	$Communication\ Protocols$	4
	1.4	$Graphical\ Representations$	8
	1.5	Delay-Insensitive Circuits	10
	1.6	Huffman Circuits	13
	1.7	Muller Circuits	16
	1.8	Timed Circuits	17
		Verification	20
	1.10		20
		Let's Get Started	21
	1.12	Sources	21
		Problems	22
2	Com	nmunication Channels	23
	2.1	Basic Structure	24
			vii

viii CONTENTS

	2.2	Structural Modeling in VHDL	27
	2.3	Control Structures	31
		2.3.1 Selection	31
		2.3.2 Repetition	32
	2.4	Deadlock	34
	2.5	Probe	35
	2.6	Parallel Communication	35
	2.7	$Example:\ MiniMIPS$	36
		2.7.1 VHDL Specification	38
		2.7.2 Optimized MiniMIPS	48
	2.8	Sources	52
		Problems	53
3	Com	amunication Protocols	57
	3.1	$Basic\ Structure$	57
	3.2	Active and Passive Ports	61
	3.3	Handshaking Expansion	61
	3.4	Reshuffling	65
	3.5	State Variable Insertion	66
	3.6	$Data\ Encoding$	67
	3.7	Example: Two Wine Shops	71
	3.8	Syntax-Directed Translation	73
	3.9	Sources	80
		Problems	82
4	Gra_{I}	phical Representations	85
	4.1	$Graph\ Basics$	85
	4.2	$Asynchronous\ Finite\ State\ Machines$	88
		4.2.1 Finite State Machines and Flow Tables	88
		4.2.2 Burst-Mode State Machines	91
		4.2.3 Extended Burst-Mode State Machines	93
	4.3	Petri Nets	100
		4.3.1 Ordinary Petri Nets	100
		4.3.2 Signal Transition Graphs	111
	4.4	Timed Event/Level Structures	116
	4.5	Sources	120
		Problems	121

5	Huffr	nan Circuits	131
	5.1		132
		5.1.1 Matrix Reduction Techniques	134
		5.1.2 Bounding	137
		5.1.3 Termination	137
		5.1.4 Branching	138
	5.2	State Minimization	140
		5.2.1 Finding the Compatible Pairs	141
		5.2.2 Finding the Maximal Compatibles	143
		5.2.3 Finding the Prime Compatibles	145
		5.2.4 Setting Up the Covering Problem	148
		5.2.5 Forming the Reduced Flow Table	154
	5.3	State Assignment	154
		5.3.1 Partition Theory and State Assignment	155
		O.O.A INTWO OF THE OFFICE OF THE OFFI	101
		5.3.3 Finding the Maximal Intersectibles	158
		5.3.4 Setting Up the Covering Problem	161
	. .	5.3.5 Fed-Back Outputs as State Variables	163
	5.4	Hazard-Free Two-Level Logic Synthesis	165
		5 ! 1 Tung-Level Logic Minimization	165
		5.4.2 Prime Implicant Generation	166
		5.4.3 Prime Implicant Selection	168
		5.4.4 Combinational Hazards	169
	5.5	Extensions for MIC Operation	171
		5.5.1 Transition Cubes	172
		5.5.2 Function Hazards	172
		5.5.3 Combinational Hazards	173
		5.5.4 Burst-Mode Transitions	176
		5.5.5 Extended Burst-Mode Transitions	177
		5.5.6 State Minimization	180
		5.5.7 State Assignment	183
	- a	5.5.8 Hazard-Free Two-Level Logic Synthesis	183
	5.6	Multilevel Logic Synthesis	188
	5.7	Technology Mapping	189
	5.8	Generalized C-Element Implementation	193
	5.9	Sequential Hazards	194
	5.10	Sources	196
		Problems	199

CONTENTO

x CONTENTS

6	Mul	ler Circuits	207
	6.1	Formal Definition of Speed Independence	208
		6.1.1 Subclasses of Speed-Independent Circuits	210
		6.1.2 Some Useful Definitions	212
	6.2	Complete State Coding	216
		6.2.1 Transition Points and Insertion Points	217
		6.2.2 State Graph Coloring	219
		6.2.3 Insertion Point Cost Function	220
		6.2.4 State Signal Insertion	222
		6.2.5 Algorithm for Solving CSC Violations	223
	6.3	Hazard-Free Logic Synthesis	223
		6.3.1 Atomic Gate Implementation	225
		6.3.2 Generalized C-Element Implementation	226
		6.3.3 Standard C-Implementation	230
		6.3.4 The Single-Cube Algorithm	238
	6.4	·Hazard-Free Decomposition	243
		6.4.1 Insertion Points Revisited	245
		6.4.2 Algorithm for Hazard-Free Decomposition	246
	6.5	$Limitations\ of\ Speed ext{-}Independent\ Design$	248
	6.6	Sources	249
		Problems	251
7	Tim	ed Circuits	259
	7.1	Modeling Timing	260
	7.2	Regions	262
	7.3		265
	7.4	Zones	267
	7.5		280
		Timed Circuits	289
	7.7	Sources	292
		Problems	293
8	Veri	ification	295
	8.1	Protocol Verification	296
		8.1.1 Linear-Time Temporal Logic	296
		8.1.2 Time-Quantified Requirements	300
	8.2	Circuit Verification	303
		8.2.1 Trace Structures	303

CONTENTS	
CONTENTS	ΧI

		8.2.2 Composition	305
		8.2.3 Canonical Trace Structures	308
		8.2.4 Mirrors and Verification	310
		8.2.5 Strong Conformance	312
		8.2.6 Timed Trace Theory	314
	8.3	Sources	315
		Problems	316
9	Appi	lications	321
	9.1	Brief History of Asynchronous Circuit Design	322
	9.2	An Asynchronous Instruction-Length Decoder	325
	9.3	Performance Analysis	329
	9.4	Testing Asynchronous Circuits	330
	9.5	The Synchronization Problem	332
		9.5.1 Probability of Synchronization Failure	334
		9.5.2 Reducing the Probability of Failure	335
		9.5.3 Eliminating the Probability of Failure	<i>336</i>
		9.5.4 Arbitration	340
	9.6	The Future of Asynchronous Circuit Design	341
	9.7	Sources	342
		Problems	346
A_{i}	ppends	ix A VHDL Packages	347
•	A.1	nondeterminism.vhd	347
	A.2	channel.vhd	348
	A.3	handshake.vhd	355
A_{i}	ppend	ix B Sets and Relations	359
	B.1	Basic Set Theory	360
	B.2	Relations	362
R	eferen	ces	365
Ir	dex		393

Preface

An important scientific innovation rarely makes its way by gradually winning over and converting its opponents: it rarely happens that Saul becomes Paul. What does happen is that its opponents gradually die out and that the growing generation is familiarized with the idea from the beginning.

-Max Planck

I must govern the clock, not be governed by it.

-Golda Meir

All pain disappears, it's the nature of my circuitry.

-nine inch nails

In 1969, Stephen Unger published his classic textbook on asynchronous circuit design. This book presented a comprehensive look at the asynchronous design methods of the time. In the 30 years hence, there have been numerous technical publications and even a few books [37, 57, 120, 203, 224, 267, 363, 393], but there has not been another textbook. This book attempts to fill this void by providing an updated look at asynchronous circuit design in a form accessible to a student who simply has some background in digital logic design.

An asynchronous circuit is one in which synchronization is performed without a global clock. Asynchronous circuits have several advantages over their synchronous counterparts, including:

- 1. Elimination of clock skew problems. As systems become larger, increasing amounts of design effort is necessary to guarantee minimal skew in the arrival time of the clock signal at different parts of the chip. In an asynchronous circuit, skew in synchronization signals can be tolerated.
- 2. Average-case performance. In synchronous systems, the performance is dictated by worst-case conditions. The clock period must be set to be long enough to accommodate the slowest operation even though the average delay of the operation is often much shorter. In asynchronous circuits, the speed of the circuit is allowed to change dynamically, so the performance is governed by the average-case delay.
- 3. Adaptivity to processing and environmental variations. The delay of a VLSI circuit can vary significantly over different processing runs, supply voltages, and operating temperatures. Synchronous designs have their clock rate set to allow correct operation under some allowed variations. Due to their adaptive nature, asynchronous circuits operate correctly under all variations and simply speed up or slow down as necessary.
- 4. Component modularity and reuse. In an asynchronous system, components can be interfaced without the difficulties associated with synchronizing clocks in a synchronous system.
- 5. Lower system power requirements. Asynchronous circuits reduce synchronization power by not requiring additional clock drivers and buffers to limit clock skew. They also automatically power-down unused components. Finally, asynchronous circuits do not waste power due to spurious transitions.
- 6. Reduced noise. In a synchronous design, all activity is locked into a very precise frequency. The result is nearly all the energy is concentrated in very narrow spectral bands at the clock frequency and its harmonics. Therefore, there is substantial electrical noise at these frequencies. Activity in an asynchronous circuit is uncorrelated, resulting in a more distributed noise spectrum and a lower peak noise value.

Despite all these potential advantages, asynchronous design has seen limited usage to date. Although there are many reasons for this, perhaps the most serious is a lack of designers with experience in asynchronous design. This textbook is a direct attempt at addressing this problem by providing a means for graduate or even undergraduate courses to be created that teach modern asynchronous design methods. I have used it in a course which includes both undergraduates and graduates. Lectures and other material used in this and future courses will be made available on our Web site: http://www.async.elen.utah.edu/book/. This book may also be used for self-study by engineers who would like to learn about modern asynchronous

design methods. Each chapter includes numerous problems for the student to try out his or her new skills.

The history of asynchronous design is quite long. Asynchronous design methods date back to the 1950s and to two people in particular: Huffman and Muller. Every asynchronous design methodology owes its roots to one of these two men. Huffman developed a design methodology for what is known today as fundamental-mode circuits [170]. Muller developed the theoretical underpinnings of speed-independent circuits [279]. Unger is a member of the "Huffman School," so his textbook focused primarily on fundamental-mode circuit design with only a brief treatment of Muller circuits. Although I am a student of the "Muller School," in this book we present both design methods with the hope that members of both schools will grow to understand each other better, perhaps even realizing that the differences are not that great.

Since the early days, asynchronous circuits have been used in many interesting applications. In the 1950s and 1960s at the University of Illinois, Muller and his colleagues used speed-independent circuits in the design of the ILLIAC and ILLIAC II computers [46]. In the early days, asynchronous design was also used in the MU-5 and Atlas mainframe computers. In the 1970s at Washington University in St. Louis, asynchronous macromodules were developed [87]. These modules could be plugged together to create numerous special-purpose computing engines. Also in the 1970s, asynchronous techniques were used at the University of Utah in the design of the first operational dataflow computer [102, 103] and at Evans and Sutherland in design of the first commercial graphics system.

Due to the advantages cited above, there has been a resurgence of interest in asynchronous design. There have been several recent successful design projects. In 1989, researchers at Caltech designed the first fully asynchronous microprocessor [251, 257, 258]. Since that time, numerous other researchers have produced asynchronous microprocessors of increasing complexity [10, 13, 76, 134, 135, 138, 191, 259, 288, 291, 324, 379, 406]. Commercially, asynchronous circuits have had some recent success. Myranet uses asynchronous circuits coupled with pipeline synchronization [348] in their router design. Philips has designed numerous asynchronous designs targeting low power [38, 136, 192, 193]. Perhaps the most notable accomplishment to come out of this group is an asynchronous 80C51 microcontroller, which is now used in a fully asynchronous pager being sold by Philips. Finally, the RAPPID project at Intel demonstrated that a fully asynchronous instruction-length decoder for the x86 instruction set could achieve a threefold improvement in speed and a twofold improvement in power compared with the existing synchronous design [141, 142, 143, 144, 330, 367].

In the time of Unger's text, there were perhaps only a handful of publications each year on asynchronous design. As shown in Figure 0.1, this rate of publication continued until about 1985, when there was a resurgence of interest in asynchronous circuit design [309]. Since 1985, the publication rate has grown to well over 100 technical publications per year. Therefore,




Fig. 0.1 Number of asynchronous publications per year.

although Unger did a superb job of surveying the field, this author has his work cut out for him. In the sources section at the end of each chapter, the interested reader is pointed to an extensive bibliography (over 400 entries) to probe deeper. Although an attempt has been made to give a flavor of the major design methodologies being developed and used, it is impossible even to reference every paper published on asynchronous design, as the number of entries in the asynchronous bibliography [309] now exceeds 1400. The interested reader should consult this bibliography and the proceedings from the recent symposiums on asynchronous circuits and systems [14, 15, 16, 17, 18, 19, 20].

The book is organized as follows. In Chapter 1 we introduce the asynchronous design problem through a small example illustrating the differences among the various timing models used. In Chapter 2 we introduce the concept of asynchronous communication and describe a methodology for specifying asynchronous designs using VHDL. In Chapter 3 we discuss various asynchronous protocols. In Chapter 4 we introduce graphical representations that are used for asynchronous design. In Chapter 5 we discuss Huffman circuits and in Chapter 6 we describe Muller circuits. In Chapter 7 we develop techniques for timing analysis and optimization which can lead to significant improvements in circuit quality. In Chapter 8 we introduce methods for the analysis and verification of asynchronous circuits. Finally, in Chapter 9 we give a brief discussion of issues in asynchronous application.

Acknowledgments

I am indebted to Alain Martin and Chuck Seitz of Caltech, who turned me onto asynchronous design as an undergraduate. I would also like to thank my graduate advisors, Teresa Meng and David Dill of Stanford University, who taught me alternative ways of looking at asynchronous design. My former officemate, Peter Beerel (USC), through numerous heated discussions throughout the years, has taught me much.

I would like to thank Erik Brunvand (Utah), Steve Nowick (Columbia), Peter Beerel (USC), Wendy Belluomini (IBM), Ganesh Gopalakrishnan (Utah), Ken Stevens (Intel), Charles Dike (Intel), Jim Frenzel (U. of Idaho), Steven Unger (Columbia), Dong-Ik Lee (KJIST), and Tomohiro Yoneda (Titech) for their comments and advice on earlier versions of this manuscript. I'm also grateful to the comments and ideas that I received from my graduate students: Brandon Bachman, Jie Dai, Hans Jacobson, Kip Killpack, Chris Krieger, Scott Little, Eric Mercer, Curt Nelson, Eric Peskin, Robert Thacker, and Hao Zheng. I would like to thank the students in my course on asynchronous circuit design in the spring of 2000 for putting up with the rough version of this text. I am grateful to Sanjin Piragic for drawing many of the figures in the book. Many other figures are due to drawastg by Jordi Cortadella (UPC) and dot by Eleftherios Koutsofios and Stephen North (AT&T).

I would like especially to thank my family, Ching and John, for being patient with me while I wrote this book. Without their love and support, the book would not have been possible.

C.J.M.

Asynchronous Circuit Design

Index

A	choice nets, 108
Absolute complement, 361	confusion, 107
Absorbed, 167	Asynchronous
Absorption, 188, 362	circuit design
Acknowledge, 4, 57, 61	future?, 341
Actions, 116	history, 322
Active, 6, 61	finite state machines, 8, 88
Adjacent, 87	handshake, 2
Advance time, 271, 314	instruction-length decoder, 325
Adverse example, 280	See also RAPPID
AFSM, 89	microprocessors, 323
See also asynchronous finite state	AMULET, 323
machine	Caltech, 323
Aliases, 42	pager, 324
Allowed sequences, 208	timing, 2
See also trace	Atomic gate, 225
Always operator, 297	implementation, 225
timed, 303	Attribute, 27
AMULET, 323	Autofailure, 309
Antisymmetric, 360, 363	manifestation, 308
Arbiter, 340	Average-case
Arbitration, 340	logic optimization, 327
See also synchronization	performance analysis, 329
Arc, 86	D
Architecture, 25	В
Assert statement, 59	Base functions, 190
Assign, 4, 59, 63	BCP algorithm, 134
Associative, 188, 362	See also covering problem
	♥ 1

Asymmetric

bounding, 137	Channel, 3, 23
branching, 138	active, 61
example, 149	init_channel, 25, 28
reduction, 135	package, 25, 348
termination, 137	passive, 61
Binary	port, 61
decision diagram, 198	probe, 35
relations, 362	receive, 26
Binate covering problem, 133	parallel, 36
Bipartite graph, 88	send, 26
Blocks, 155	parallel, 35
BM machines, 92	type, 25
See also burst-mode	VHDL modeling, 24
edge-labeling functions, 92	Characteristic marking, 102
maximal set property, 92	Choke, 310
state diagram, 92	Circuit verification, 303
unique entry point, 92	Class set, 145
Boolean	Clause, 133
matching, 191	Closed, 148
matrix, 157	cover, 148
Bounded	system, 25
delay, 14	Closure, 145
gate and wire delay, 132	clause, 235
response time, 300	constraint, 148
timing constraint, 118, 260	section, 235
Bounding, 137	Column dominance, 136
Branching, 138	Combinational
Bridging fault model, 332	hazards
Buffer, 58	burst-mode, 176
Bundled data, 61	dynamic $0 \rightarrow 1, 170$
Bundling constraint, 62	dynamic $1 \rightarrow 0, 170$
Burst-mode, 196	extended burst-mode, 177
See also BM machines	multiple-input change, 173
generalized C-elements, 193	single-input change, 169
hazard-free logic synthesis, 183	static 0-hazard, 169
hazards, 176	static 1-hazard, 169
multilevel logic synthesis, 188	optimization, 228, 236
sequential hazards, 194	Communicating sequential processes, 21
state assignment, 183	Communication
state machines, 91	channels, 3
state minimization, 180	$See \ also \ { m channel}$
synthesis, 171	basic structure, 24
technology mapping, 189	protocols, 4
transition, 176	See also handshake
C	hasic structure, 58
CALL module 74	Communitive, 362
Caltach council and a second s	Compatibility table, 141
Cardidate implicant, 222	Compatible
Candidate implicant, 233 Canonical	conditionally, 142
DBM, 268	list, 144
trace structure, 310	maximal, 140
Case statements, 31	output, 141 pairs, 140–141
Causal, 281	prime, 140, 145
Chain, 363	states, 13
Change diagrams, 111, 121	unconditionally, 141
5 5 ,,	

Complement, 167	section, 235
Complete ·	Critical race, 155
circuit, 11, 208	CSC solver algorithm, 223
state code, 216	Cube, 165
state coding, 216	approximations, 315
algorithm, 223	Cycle, 87
insertion point cost function, 220	simple, 87
insertion points, 217	Cyclic core, 137
state graph coloring, 219	
state signal insertion, 222	D
transition points, 217	Data
sums, 167	encoding
Completely specified partition, 156	bundled data, 61
Component, 25	dual-rail, 58, 67
declarations, 29	hazards, 49
instantiations, 29	Data-driven processors, 323
Composition, 305	DC-set, 165
Compulsory transition, 94	Dead, 103
Concurrent, 106	Deadlock, 34, 66
statement section, 25	Declaration section, 25
Conditional	Decomposition, 190
clause, 95	See also technology mapping
input bursts, 95	
Conditionally compatible, 142	insertion points, 245 speed-independent, 243
Conflict, 107	
relation, 116, 119	Delay, 26, 59
	elements, 11
Conformation equivalent 308	fault model, 332
Conformation equivalent, 308	faults, 330
Conforms, 303, 308	problem of the first kind, 251
Confusion, 107	Delay-insensitive circuits, 11
asymmetric, 108	limits, 12
symmetric, 108	Delayed-reset domino, 342
Consensus, 167	DeMorgan's theorem, 188, 362
Consistent	Deterministic, 32
signal sets, 305	Dichotomies, 156
state assignment, 113	Difference bound matrix, 268
Constraint matrix, 133	Digraph
Contain, 165	acyclic, 88
Context signals, 214, 240, 242	simple, 88
Conv_integer, 27	Direct transition, 155
Correctness constraints, 231	Directed
Counterflow pipeline, 324	acyclic graph, 88
Cover, 148, 166, 230	don't cares, 93
Covering	edge, 86
clause, 234	graph, 86
constraint, 148, 231, 237	Disabling rules, 118
violation, 241	Discrete-time, 265
problem, 132	example, 265
See also BCP algorithm	worst-case complexity, 265
binate, 133	Disengageable strong precedence arcs, 121
context signals, 241–242	Disjoint, 361
prime implicant selection, 168	collection, 361
speed-independent logic synthesis, 234	Distance 1 apart, 171
state assignment, 161	Distributive, 167, 188, 362
state minimization, 148	state graphs, 214
unate, 133	Domain, 362

Dual-rail, 67	cube, 238
protocol, 58	region, 213
Duals, 362	states, 212
Dummy timer, 268	Excited, 112
Dynamic $0 \rightarrow 1 \text{ hazard}$	Expired, 118, 260
	Extended
multiple-input change, 175	burst-mode, 93
single-input change, 170 $0 \rightarrow 1$ transition, 169	See also XBM machines
$1 \rightarrow 0$ hazard	dynamic hazard problem, 179
multiple-input change, 175	generalized C-elements, 193
single-input change, 170	hazard-free logic synthesis, 183
$1 \rightarrow 0$ transition, 169	hazards, 177 multilevel logic synthesis, 188
function hazard, 173	sequential hazards, 194
hazard-free	state assignment, 183
compatible, 181	state machines, 93
implicant, 185	state minimization, 180
prime implicant, 185	synthesis, 171
hazards	technology mapping, 189
generalized C-elements, 193	transition, 177
multiple-input change, 175	free-choice nets, 108
E	Extensions, 250
E	F
Edges, 86	r
Empty set, 361	Failure
Enable module, 74	exclusion, 310
Enabled, 102, 118	traces, 304
event, 118	Failure-free, 307
Enabling event, 118	Fault model
End	bridging, 332
cube, 177	delay, 332
point, 172	isochronic fork, 331
subcube, 178	stuck-at, 331
transitions, 217 Enters, 87	Faults, 330
Entity, 25	Feedback delay requirement, 195
Entrance constraint, 231, 237	Finite state machine, 88
violation, 241	Mealy machine, 89 Moore machine, 89
Enumerated types, 25	Firing sequence, 102
Environment, 4	Flow relation, 100
Equilibrium, 112	Floyd's algorithm, 269
Equipotential regions, 249	Followed, 209
Equivalence	For loop, 33
class, 363	Formal verification, 20
relation, 363	Four-phase handshaking, 5, 64
Equivalent, 209	Fractional component, 262
Essential	Free-choice nets, 107
hazard, 195	Function, 363
primes, 168	hazard, 172
rows, 134	dynamic, 173
variable, 134	static, 173
Evans and Sutherland, 323	Fundamental-mode, xv, 132, 195
Events, 10, 116, 260	G
Eventually operator, 297	_
timed, 303	Gate sharing, 237
Excitation	Generalized

C-elements, 193, 226	
	static function, 173
burst-mode, 193	Hazard-free
extended burst-mode, 193	decomposition
speed-independent, 226	algorithm, 246
transition cube, 177	speed-independent, 243
Glitch, 165	logic synthesis
Globally	atomic gate implementation, 225
asynchronous locally synchronous, 338	burst-mode, 183
synchronous locally asynchronous, 338	extended burst-mode, 183
Good extension, 250	generalized C-element implementation,
Graph, 85	226
basic definitions, 85	multiple-input change, 183
bipartite, 88	single-cube algorithm, 238
connected, 87	single-input change, 165
directed, 86	speed-independent, 223
order, 87	standard C-implementation, 230
size, 87	Hierarchical verification, 308
strongly connected, 88	Hold time, 2, 195, 334
undirected, 86	Huffman, xv
Graphical representations, 8, 85	circuits, 13, 131
Greatest	flow table, 8, 90
lower bound, 364	school, 131
member, 364	
Guard, 4, 59, 63	I
Guard_and, 18, 60	I-nets, 111
Guard_or, 59	Idempotent, 167, 362
	Identities, 361
H	Identity, 362
Handshake, 2	If-then-else statements, 31
assign, 59	ILLIAC II, xv, 322
guard, 59	Image, 363
guard_and, 60	Implicant, 166
guard_or, 59	candidate, 233
package, 58, 355	
package, 58, 355 protocols, 57	excitation region, 231
	excitation region, 231 Implied
protocols, 57 vassign, 60	excitation region, 231 Implied state, 113
protocols, 57 vassign, 60 Handshaking expansion, 61	excitation region, 231 Implied state, 113 states, 232
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67	excitation region, 231 Implied state, 113 states, 232 value, 112
protocols, 57 vassign, 60 Handshaking expansion, 61	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87 Incompatible, 141
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87 Incompatible, 141 Incompletely specified
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87 Incompatible, 141 Incompletely specified Boolean function, 165
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic 0 → 1, 170	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic $0 \rightarrow 1$, 170 dynamic $1 \rightarrow 0$, 170	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 to, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33 Initial
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic $0 \rightarrow 1$, 170 dynamic $1 \rightarrow 0$, 170 dynamic function, 173	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33 Initial marking, 100
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic $0 \rightarrow 1$, 170 dynamic $1 \rightarrow 0$, 170 dynamic function, 173 extended burst-mode, 177	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33 Initial marking, 100 state, 116
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic $0 \rightarrow 1$, 170 dynamic $1 \rightarrow 0$, 170 dynamic function, 173 extended burst-mode, 177 function, 172	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33 Initial marking, 100 state, 116 Initially marked rules, 116
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic $0 \rightarrow 1$, 170 dynamic $1 \rightarrow 0$, 170 dynamic function, 173 extended burst-mode, 177 function, 172 generalized C-elements, 193	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33 Initial marking, 100 state, 116
protocols, 57 vassign, 60 Handshaking expansion, 61 dual-rail encoding, 67 four-phase, 64 lazy-active, 65 probe, 71 reshuffling, 65 state variable insertion, 66 two-phase, 62 VHDL modeling, 58 Hazard, 13, 165 burst-mode, 176 dynamic $0 \rightarrow 1$, 170 dynamic $1 \rightarrow 0$, 170 dynamic function, 173 extended burst-mode, 177 function, 172 generalized C-elements, 193 preserving transformations, 188	excitation region, 231 Implied state, 113 states, 232 value, 112 In, 28 transition, 155 Incident from, 87 on, 87 Incompatible, 141 Incompletely specified Boolean function, 165 partition, 156 Infinite loop, 33 Initial marking, 100 state, 116 Initially marked rules, 116 Init_channel, 28

burst, 91	burst-mode, 183
conditional, 95	combinational hazards, 169
Insertion point, 217	extended burst-mode, 183
complete state coding, 217	multiple-input change, 183
cost function, 220	prime implicant generation, 166
decomposition, 245	prime implicant selection, 168
filters, 246	single-input change, 165
Instruction statistics, 327	speed-independent, 223
Interface nets, 121	two-level, 165
Intersect, 361	Loop, 33
Intersectible, 159	Lower bound, 364
Intersection, 158, 165, 361	algorithm, 137
Into, 363	LTL formulas
Inverse, 362	checking validity, 298
delete, 305	
IPCMOS, 345	M
Isochronic fork, 16	M-nets, 111, 120
fault model, 331	Macromodules, xv, 322
J	Marked graph, 107
J	component, 110
Joins, 87	Marking, 9, 100
T/	Matching/covering, 190
K	Matrix reduction method, 157
K-bounded Petri net, 103	Maximal
Karnaugh maps, 14	compatibles, 140, 143
	independent set, 137
L	intersectible, 159
L0-live, 103	member, 364
L1-live, 103	set property
L2-live, 103	BM machine, 92
L3-live, 103	XBM machines, 94, 96
L4-live, 103	Mealy machine, 89
Labeled Petri net, 100	Mean time between failure, 335
Lazy-active, 65	Member, 360
Least	Merge gate, 73
member, 364	Metastable state, 333
upper bound, 364	Microprocessors
Leaves, 87	asynchronous, 323
Level, 10	AMULET, 323
expression, 118	Caltech, 323
signaling, 5, 64	Minimal
Library, 25	member, 364
Linear	state, 214
inequalities, 268	MiniMIPS example, 36
ordering, 363	block diagram, 36
Linear-time temporal logic, 296	channel-level diagram, 38
Literal, 165	decode block, 43
Live, 103, 111	dmem block, 47
Petri net, 103	execute block, 45
Liveness, 103	fetch block, 42
Lk-live, 104	imem block, 41
Logic	instruction formats, 36
minimization, 131, 165	optimized, 48
optimization	decode block, 49
average-case, 327	structural VHDL code, 39
synthesis	write_back process, 52

write_back process, 52

Minimum Annuition ti	
Minimum-transition-time	pair, 362
state assignment, 155	partitions, 159
Minterm, 165	triple, 362
Mirror, 310	Ordinary Petri net, 100
Model checking, 20, 296	Others, 32
Modeling timing, 260	Out, 28
Monotonicity, 314	Output, 4
Moore machine, 89	burst, 91
Muller, xv, 322	compatible, 141
C-element, 7	semi-modular, 212
circuits, 16, 207	stuck-at fault model, 331
school, 207	P
Multilevel logic synthesis	r
burst-mode, 188	Packages, 25
extended burst-mode, 188	Pair chart, 141
multiple-input change, 188	Parallel
Multiple-input change, 132	communication, 35
See also burst-mode and extended	composition
burst-mode	syntax-directed translation, 78
combinational hazards, 173	Partial order, 315, 363
dynamic hazards, 175	Partially ordered set, 280, 363
hazard-free logic synthesis, 183	Partition, 155
multilevel logic synthesis, 188	list, 156
sequential hazards, 194	theory, 155
state assignment, 183	Partitioning, 190
state minimization, 180	Passive, 6, 61
static hazards, 174	Peephole optimizations, 78
synthesis, 171	See also syntax-directed translation
technology mapping, 189	call module optimization, 78
Mutual exclusion element, 337	enable module optimization, 78
CMOS circuit, 338	·
<u> </u>	merge module optimization, 78
N	select module optimization, 78
n-ary relations, 362	Performance analysis, 329
Next state operator, 296	average-case, 329
Nonadjacent, 87	Persistent, 111
Noncritical race, 155	Petri net, 9, 85, 100
Nondeterminism	See also signal transition graph
delay, 26, 59	asymmetric
package, 25, 32, 347	choice nets, 108
selection, 26, 32	classifications, 107
	dead, 103
Nondeterministic, 32 Nondisabling rules, 118	enabled, 102
	firing sequence, 102
Normal flow table, 155, 173	flow relation, 100
Normalize, 271	free-choice nets, 107
0	extended, 108
OFF 1 10F	initial marking, 100
OFF-set, 165	k-bounded, 103
ON-set, 165	L0-live, 103
One-to-one, 363	L1-live, 103
Onto, 363	L2-live, 103
Open	L3-live, 103
generalized transition cube, 177	L4-live, 103
transition cube, 172	labeled, 100
Ordered	live, 103
n-tuple, 362	liveness, 109

Lk-live, 104	Propositional logic, 296
marked graph, 107	Protocol verification, 296
marking, 100	
characteristic, 102	Q
MG component, 110	Q-flop, 345
ordinary, 100	Q-modules, 345
places, 100	Quantum synchronizers, 345
postset, 100	Quasi-delay insensitive, 16, 323
preset, 100	See also speed-independent
reachability graph, 104	Quiescent states, 213
reachable, 102	Quotient set, 363
markings, 102	
safe, 103	R
safety, 109	\mathcal{R} -related, 209
SM component, 110	R-sequence, 209
state machines, 107	Racing, 155
transition, 100	Range, 362
Philips pager, 324	RAPPID, xv, 325, 343
Pipeline synchronization, xv, 345	microarchitecture, 327
Pipelining, 48	tag unit, 328
Places, 100	RAW hazard, 49
Port, 61	Reachability graph, 104
declarations, 27	Reachable, 87, 102
map, 30	markings, 102
modes, 28	Recanonicalization, 269
type, 28	Receive, 26
POSET, 280	parallel, 36
algorithm, 280	syntax-directed translation, 76
example, 281	Receptive, 304
matrix, 280	Reduce algorithm, 135
timing, 280	Reduction, 135
Possible traces, 304	Reflexive, 360, 363
Postset, 100 Power set, 361	Region function, 230
Prefix-closed trace structure, 304	Regions, 262
Premature firing, 331	example, 262
Premax, 271	worst-case complexity, 265
Preset, 100	Register locking, 49 Relative
Prime compatibles, 140, 145	complement, 361
algorithm, 145	timing, 316
Prime implicant, 166	Renaming, 305
essential, 168	Repetition, 31–32
generation, 166	for loop, 33
selection, 168	infinite loop, 33
Principle	while loop, 33
of abstraction, 360	Reply, 322
of duality, 362	Request, 4, 57, 61
of extension, 360	Required cubes, 174–175, 184
Privileged cubes, 175, 184	Reset region, 213
Probe, 35	Reshuffling, 6, 65
handshaking expansion, 61, 71	Response time, 334
Process statement, 26	Restrict, 270
Product, 165	ρ -related to, 362
Progress, 314	Row
Project, 270	covers, 158
Propagation delay, 334	dominance, 135

includes, 158	Single-cube algorithm, 238
length, 138	Single-cycle transitions, 112
Rules, 116, 260	Single-input change, 132
S	combinational hazards, 169
3	hazard-free logic synthesis, 165
Safe, 111	state assignment, 154
Petri net, 103	state minimization, 140
substitute, 312	Siphon, 109
Safety failures, 314	Skew-tolerant codes, 80
Satisfied, 118, 260	Specification, 4
Scan paths, 332	Speed-independent, xv-16, 209, 322
Selection, 26, 31	See also Muller circuits, quasi-delay
case, 31	insensitive, and self-timed
deterministic, 31	atomic gate implementation, 225
function, 32	complete state coding, 216
if-then-else, 31	formal definition, 208
non-deterministic, 32	generalized C-element implementation,
syntax-directed translation, 76	226
Selector module, 73	hazard-free decomposition, 243
Self-checking, 331	hazard-free logic synthesis, 223
Self-reference, 401	limitations, 248
Self-reseting domino, 342	output semi-modular, 212
Self-timed, 249	semi-modular, 212
See also speed-independent	single-cube algorithm, 238
Semi-modular, 212	standard C-implementation, 230
output, 212	totally sequential, 210
Send, 26	Stable, 155, 238
parallel, 35	state, 90
syntax-directed translation, 76	Standard C-implementation, 230
Sensitivity list, 35	Start
Sequencing event, 116	cube, 177
Sequential	point, 172
composition	subcube, 178
syntax-directed translation, 77	transitions, 217
hazard, 194	State, 208
hazards	minimization
burst-mode, 194	burst-mode, 180
extended burst-mode, 194	assignment, 14, 131
multiple-input change, 194	burst-mode, 183
Set, 360	extended burst-mode, 183
builder notation, 360	
region, 213	multiple-input change, 183
Setup time, 2, 195, 334	outputs as state variables, 163
	single-input change, 154
Shared row assignments, 197 Shortest path problem 260	diagram, 89, 209
Shortest path problem, 269	graph, 112, 207, 210
Signal	coloring, 219
assignment	labeling function, 112
syntax-directed translation, 74	machine, 85
in TEL structure, 116	component, 110
in VHDL, 25	machines, 107
transition graph, 100, 111	minimization, 14, 131
See also Petri net	extended burst-mode, 180
Simple	multiple-input change, 180
ordering, 363	single-input change, 140
path, 87	signal insertion, 222
Simply ordered set, 363	transitions, 112

variable, 12, 66 Static	signal assignment, 74 while loop, 74
$0 \to 0$ transition, 169	
$1 \rightarrow 1$ transition, 169	${f T}$
0-hazard	Tag unit, 328
multiple-input change, 174	au-partitions, 156
single-input change, 169	Technology mapping, 189
1-hazard	See also decomposition
multiple-input change, 174	burst-mode, 189
single-input change, 169	extended burst-mode, 189
function hazard, 173	multiple-input change, 189
hazards	TEL structures, 85, 116, 260
multiple-input change, 174	
Std_logic, 25, 58	Temporal logic, 296
std_logic_vector, 25	linear-time, 296
STG properties	timed LTL, 300
live, 111	Terminal class, 209
persistent, 111	Terminating transition, 94
safe, 111	Termination, 137
single-cycle transitions, 112	Ternary relation, 362
Stoppable clock, 336	Testing asynchronous circuits, 330
Strong Strong	Time separation of events, 292
conformance, 314	Time-quantified requirements, 300
precedence arcs, 121	Timed
until operator, 296–297	always operator, 303
Strongly connected, 88	circuit, 17, 259, 289
Structural	tag unit, 328
	event/level structure, 9
modeling, 27	eventually operator, 303
pattern matching, 190	LTL, 300
Stude at fault med del 221	interval operators, 303
Stuck-at fault model, 331	sequences, 261
output, 331	state space exploration, 262
Subset, 360	states, 260
Success traces, 304	trace theory, 314
Sum-of-products, 165	trace, 314
SUN counterflow pipeline, 324	until operator, 300
Switching region, 213	Timers, 260
Symmetric, 360, 363	Timing failure, 314
confusion, 107	Tokens, 9
difference, 361	Total state transition relation, 296
Synchronization, 321	Totally sequential, 210
See also arbitration	Trace, 100, 303
error, 335	See also allowed sequences
failure, 2, 333	structure, 303–304
eliminating the probability of, 336	canonical, 310
probability of, 334	prefix-closed, 304
reducing the probability of, 335	theory, 303
problem, 321, 332	Transit time, 249
Synchronous timing, 2	Transition, 100
Syntax-directed translation, 73	compulsory, 94
parallel composition, 78	cube, 172
peephole optimizations, 78	cubes, 171
receive statement, 76	dynamic $0 \rightarrow 1, 169$
selection statement, 76	dynamic $1 \to 0, 169$
send statement, 76	labeling function, 111
sequential composition, 77	points, 217

complete state coding, 217	architecture, 25
restrictions, 218	assert statement, 59
signaling, 5, 63	attribute, 27
static $0 \rightarrow 0$, 169	buffer, 58
static $1 \rightarrow 1, 169$	case, 31
subcubes, 175	comments, 25
terminating, 94	component, 25
Transitive, 360, 363	declarations, 29
Trap, 110	instantiations, 29
Trigger signals, 214	concurrent statement section, 25
Trigger	control structures, 31
cube, 239	declaration section, 25
signals, 240	entity, 25
Two-level logic minimization, 165	enumerated types, 25
See also logic synthesis	for loop, 33
Two-phase handshaking, 5, 63	if-then-else, 31
Two-sided timing constraint, 329	infinite loop, 33
Types, 25	library, 25
TT	others, 32
U	packages, 25
U-v path, 87	port
Unacceptable variable, 134	declarations, 27
Unate covering problem, 133	map, 30
Unbalanced logic trees, 327	modes, 28
Unbounded gate delay model, 16, 207	type, 28
Unconditionally compatible, 141	process statement, 26
Unfoldings, 315	repetition, 31
Unger, xiii	selection, 31
Union, 361	signals, 25
Unique	structural modeling, 27
entry point, 92	types, 25
state assignment, 113	while loop, 33
state code, 216	Violating states, 240
Universal set, 361	covering constraint, 241
University of Utah, 323	entrance constraint, 241
Unspecified, 156	generalized C-element implementation,
Until operator	240
strong, 296	standard C-implementation, 241
timed, 300	Violations
weak, 297	unresolvable, 242
Untimed state, 260	W
Update	•
poset algorithm, 280	Wait statement, 35
zone algorithm, 270	Weak
Upper bound, 364	precedence arcs, 121
V	until operator, 297
	Well-ordered, 364
Vacuous, 7, 65	While loop, 33
Validation, 20	syntax-directed translation, 74
Vassign, 60	Wine shop example
Verification, 296	discrete-time, 265
circuit, 303	LTL, 297
protocol, 296	patron handshaking model
Vertices, 85	3-bit dual-rail, 70
VHDL constructs	dual-rail, 68
aliases, 42	four-phase bundled data, 64

404

INDEX

two wine shops, 72 two-phase bundled data, 63 POSETS, 281 problem specification, 1 regions, 262 shop handshaking model dual-rail, 68 four-phase bundled data, 64 lazy-active, 66 reshuffled, 65 two-phase bundled data, 63 STG models, 116 synchronization problem, 332 syntax-directed translation, 73 timed LTL, 303 timed, 260 two patron example, 96 STG models, 116 TEL structure model, 120 two wine shops, 71 VHDL channel model, 24

VHDL handshaking model, 58
VHDL structural model, 27
winery handshaking model
3-bit dual-rail, 69
dual-rail, 67
four-phase bundled data, 64
two wine shops, 72
two-phase bundled data, 62
zones, 271

\mathbf{X}

XBM machines, 93

See also extended burst-mode directed don't cares, 93
edge-labeling functions, 99 formal model, 98
maximal set property, 94, 96

$\overline{\mathbf{z}}$

Zones, 267 example, 271