

extractAndPrintNetlistInfo

```
graph LR; A[extractAndPrintNetlistInfo] --> B[LogicExtractor::getInternal Wires];
```

LogicExtractor::getInternal
Wires