


VerilogVisitor::handle



```
graph LR; A[VerilogVisitor::handle] --> B["slang::syntax::SyntaxVisitor< VerilogVisitor >::visitDefault"]
```

slang::syntax::SyntaxVisitor
< VerilogVisitor >::visitDefault