

# DEV Board learning project

Variant: [No Variations]

22/06/2020  
V1I1

RELEASED 22-JUI-2020

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11		21		31	
2	BLOCK DIAGRAM	12		22		32	
3	28PINS SCHEMATIC	13		23		33	
4	REVISION HISTORY	14		24		34	
5		15		25		35	
6		16		26		36	
7		17		27		37	
8		18		28		38	
9		19		29		39	
10		20		30		40	

Cannot open file 28Pins3D.png

## DESIGN CONSIDERATIONS

DESIGN NOTE:  
Example text for informational  
design notes.

DESIGN NOTE:  
Example text for cautionary  
design notes.

DESIGN NOTE:  
Example text for debug notes.

DESIGN NOTE:  
Example text for critical  
design notes.


LAYOUT NOTE:  
Example text for critical  
layout guidelines.


## Learn Schematic and PCB Design - ONLINE

BEGUE Cedric		<a href="http://www.fedevel.com/academy">http://www.fedevel.com/academy</a>	
Title:	DEV Board learning project	Variant:	[No Variations]
Page Contents:	[01] - COVER PAGE.SchDoc		Checked by
Size:	DWG NO		Revision: VIII
Date:	22/06/2020	Sheet	1 of 5

# DEV Board learning project

## (Block Diagram)



**FEDEVEL**  
Academy

Learn Schematic and PCB Design - ONLINE

BEGUE Cedric		<a href="http://www.fedével.com/academy">http://www.fedével.com/academy</a>	
Title:	DEV Board learning project		Variant: [No Variations]
Page Contents:	[02] - BLOCK DIAGRAM.SchDoc		
Size:	DWGNO	Revision: VIII	
Date:	22/06/2020	Designed by <a href="http://www.fedével.com">www.fedével.com</a>	Sheet 2 Checked by

# 28PINS - SCHEMATIC

based on : <http://www.28pins.com>

DESIGN NOTE:  
This board supports 5V or 3V3 voltage level on the IO pins:  
1) 5V IO - Fit everything as defined in this schematic. NF means, do not fit this component.

2) 3.3V IO - Remove R27, Fit R28, \*Replace Y1 (change from 16MHz to 10MHz), \*Replace Y2 (change from 16MHz to 8MHz).

3) Both 5V and 3V3, selected through JP4 - Remove R27, Remove R28, Fit JP4, \*Replace Y1 (change from 16MHz to 10MHz), \*Replace Y2 (change from 16MHz to 8MHz).

\*Note: The 16MHz crystals are not recommended for 3.3V operation. We need to adjust their values, that's why the change.

IMPORTANT: Once you change the crystal value, you may need to re-compile your source code.











DESIGN NOTE:  
About JP3:  
1) DebugWire support - Short 1&2. This was added to support possible debugWire debugging (programming?) of 328P through 16U2. In this case, the 16U2 needs to have a correct firmware and has to behave as a debugWire tool.

2) ISP programmer mode - Short 2&3. In this case, take a cable and connect J5 & J6 together. Upload AVRISP MKII firmware into 16U2 and you can program 328P. Example of AVRISP MKII firmware can be found at LUFA projects: <http://www.fourwalledcubicle.com/LUFA.php> (Tip: remap LEDs of the default AVRISP MKII LUFA project to the RX and TX LEDs on the 28Pin board)




3) ISP header - Short 3 & 4. In this mode, the ICSP1 header is used as a standard ISP header to program 16U2 through ISP interface by an ISP programmer.

DESIGN NOTE:  
About JP1:  
1) Autoreset Enabled - Short 1&2. In this case, 16U2 is used to reset 328P when firmware inside 328P is updated from Arduino IDE.

2) 16U2 DFU mode Enabled - Short 2&3. 16U2 HWB pin is sampled by 16U2 during RESET. If pulled low, then after Reset the 16U2 will go into DFU mode (it's the mode when you can flash 16U2 firmware through USB and Atmel Flip software: <http://www.atmel.com/tools/flip.aspx>).



LAYOUT NOTE:  
1) Route all the POWER tracks with minimum track width 0.4mm.  
2) Route all the other tracks by 0.4mm and change them by the end of the design to 0.2mm. To change all of them at once, use this filter "(not InNet(\*)) and not InNet('GND'))" and IsTrack and (OnLayer('L1') or OnLayer('L2'))" and then set 0.2mm width in PCB Inspector panel.



Learn Schematic and PCB Design - ONLINE			
BEGUE Cedric	<a href="http://www.fedevel.com/academy">http://www.fedevel.com/academy</a>		
Title:	DEV Board learning project	Variant:	[No Variations]
Page Contents:	[03] - 28PINS SCHEMATIC.SchDoc	Checked by:	NA
Size:	DWG NO	Revision:	V111
Date:	22/06/2020	Sheet	3 of 5

1	2	3	4	5	6	7	8																					
<div>REVISION HISTORY</div>								A																				
								B																				
								C																				
<div><div>Learn Schematic and PCB Design - ONLINE</div><table><tr><td colspan="2">BEGUE Cedric</td><td colspan="2"><a href="http://www.fedevel.com/academy">http://www.fedevel.com/academy</a></td></tr><tr><td>Title:</td><td colspan="2">DEV Board learning project</td><td>Variant: [No Variations]</td></tr><tr><td>Page Contents:</td><td colspan="2">[04] - REVISION HISTORY.SchDoc</td><td>Checked by</td></tr><tr><td>Size:</td><td colspan="2">DWG NO</td><td>Revision: VIII</td></tr><tr><td>Date:</td><td colspan="2">22/06/2020</td><td>Sheet 4 of 5</td></tr></table></div>								BEGUE Cedric		<a href="http://www.fedevel.com/academy">http://www.fedevel.com/academy</a>		Title:	DEV Board learning project		Variant: [No Variations]	Page Contents:	[04] - REVISION HISTORY.SchDoc		Checked by	Size:	DWG NO		Revision: VIII	Date:	22/06/2020		Sheet 4 of 5	D
BEGUE Cedric		<a href="http://www.fedevel.com/academy">http://www.fedevel.com/academy</a>																										
Title:	DEV Board learning project		Variant: [No Variations]																									
Page Contents:	[04] - REVISION HISTORY.SchDoc		Checked by																									
Size:	DWG NO		Revision: VIII																									
Date:	22/06/2020		Sheet 4 of 5																									
1	2	3	4	5	6	7	8																					

	1	2	3	4	5	6	7	8
A	<div>Designator [01] - COVER PAGE.SchDoc</div> <div></div>	<div>Designator [02] - BLOCK DIAGRAM.SchDoc</div> <div></div>	<div>Designator [03] - 28PINS SCHEMATIC.SchDoc</div> <div></div>	<div>Designator [04] - REVISION HISTORY.SchDoc</div> <div></div>				
B								
C								
D								

# NOTES

Mark Not Fitted Components as  
**NF**

- DRAFT** - Very early stage of schematic, ignore details.
- PRELIMINARY** - Close to final schematic.
- CHECKED** - There should not be any mistakes. Tell the engineer if you find one.
- RELEASED** - A board with this schematic has been sent to production.



Learn Schematic and PCB Design - ONLINE

BEGUE Cedric		<a href="http://www.fedevel.com/academy">http://www.fedevel.com/academy</a>	
Title:	DEV Board learning project	Variant:	[No Variations]
Page Contents:	28Pins_Project_VIII Project.SchDoc		Checked by
Size:	DWG NO		Revision: VIII
Date:	22/06/2020	Designed by	www.fedevel.com
Sheet	5	of	5