

AND SEPTIMENT OF S

AC300

Datasheet

Light Market Hall British Hall British

Revision 1.0

September 2, 2022

Revision 1.0

A STATE OF THE PARTY OF THE PAR



Revision History

Revision	Date	Author **	Description
1.0	September 2, 2022	KPA0569	Initial release version





Contents

-\$X	Revi	sion History.				i
1	Cont	tents		······		ii
	Figu	res				iv
	Tabl	es				V
	Abo	ut This Docu	ment			1
	1	Block Diagra	am			3
	2	_				
	_10	2.1 Power	r Supply Diagramr	The state of the s		
***	AND THE PARTY OF T	2.2 Power	r-On and Power-Off Sequence		#	5
· · · · · · · · · · · · · · · · · · ·		2 2 1	Power-On Sequence	- A.		5
		2.2.2	Power-Off Sequence Power-On Sequence Power-Off Sequence	-\$ \		5
,	3	2.2.2	et Tree			
	4	Register		1	Ma	7
	•	1 1 System	m Register List			7
		-	m Register Description			
		4.2.1	Oth System Control Register .	.43	(s)	ting
	TO	4.2.2	O2h System DIAS Register1			
X		4.2.3	O2h Mask Register1			9
OF THE REAL PROPERTY.	V	4.2.4	00h System control Register 01h System BIAS Register 0 02h System BIAS Register 1 04h Mask version Register 05h System IO Register			10
-柒捌物						
		4.2.6	06h EPHY Configurate Registe			
		4.2.7	07h EPHY BIST Register			
		4.2.8	08h SID Program/Read Regist			
		4.2.9	09h SID Program/Read timinք	g control Register0		12
		4.2.10	Oah SID Program/Read timir			
		4.2.11	10h SID_EPHY Parameter Re	egister	(A. al	
	RELIVE	4.2.12	11h SID_BG Parameter Regi			13
A SA	(A)	4.2.13	12~17h SID_RESERVED Para	EXP	z XX	13
34		4.2.14	18h SID_EPHY Program Para	ameter Register		13



Tixin

	.111	
	.a.C: al a	:.
LO	nfide	entia

4.2.15	19h SID_BG Program Parameter Register	.X100°	13
		A XXX	
4.2.16	1a~1fh SID RESERVED Program Parameter Register.	***	13
	Ta Till SIB_RESERVED I TOBIGITI I TA AIMETEL RESISTEN		



A SHARING TO THE SHARING THE S



4 LLWINER	To list	Confidential
PARTY IN THE PARTY	Figures	
Figure 1-1 AC300 Block Diagram		3
Figure 2-1 AC300 Power Supply Diagram		4
Figure 2-2 AC300 Power-On Sequence		5
Figure 2-3 AC300 Power-Off Sequence		5
Figure 3-1 AC300 Clock and Reset Tree		6

A state of the sta ·蒙扎斯岛斯特特·科莱姆斯·



N'XiXin'

Confidential

Tables

Table 3-1 CLKIN Requirements6





About This Document

Purpose and Scope

This document describes the block diagram, power supply diagram, power-on and power-off sequence, clock and reset tree, and system registers of the TOP module of AC300.

Intended Audience

The document is intended for:

- Design and maintenance personnel for electronics
- Sales personnel for electronic parts and components

Symbol Conventions

The symbols that may be found in this document are defined as follows.

Symbol	Description		
WARNING	A warning means that injury or death is possible if the instructions are not obeyed.		
CAUTION	A caution means that damage to equipment is possible.		
NOTE	Provides additional information to emphasize or supplement important points of the main text.		

Table Content Conventions

The table content conventions that may be found in this document are defined as follows.

Symbol	Description
-	The cell is blank.

Reset Value Conventions

In the register definition tables:

If other column value in the row of a bit or multiple bits is "/", this bit of these multiple bits are unused.

If the default value of a bit or multiple bits is "UDF", this default value is undefined.



Register Attributes

The register attributes that may be found in this document are defined as follows.

Symbol Description		
R	Read Only	
R/W	Read/Write	
R/WAC	Read/Write-Automatic-Clear, clear the bit automatically when the operation of complete. Writing 0 has no effect.	
R/WC	Read/Write-Clear	
R/W0C Read/Write 0 to Clear, Writing 1 has no effect		
R/W16	Read/Write 1 to Clear, Writing 0 has no effect	
R/W1S	Read/Write 1 to Set, Writing 0 has no effect	
W	Write Only	

Numerical System

The expressions of the data capacity, the frequency, and the data rate are described as follows.

Туре	Symbol	Value
Data capacity	К	1024
	M	1,048,576
	G	1,073,741,824
Frequency, data rate	k	1000
	M	1,000,000
A Si	G v	1,000,000,000

The expressions of addresses and data are described as follows.


Symbol	Example	Description
0x	0x0200,0x79	Address or data in hexadecimal
Ob Chillipps	0b010,0b00 000 111	Data or sequence in binary
***	***	(register description is excluded.)
X	00X,XX1	In data expression, X indicates 0
		or 1.For example, 00X indicates
		000 or 001, XX1 indicates
		001,011,101 or 111.



Block Diagram

Figure 1-1 shows the block diagram of the AC300.

Figure 1-1 AC300 Block Diagram






·探測·機構作用。

2 Power & Timing

2.1 Power Supply Diagram


Figure 2-1 shows the power supply diagram of the AC300.

Figure 2-1 AC300 Power Supply Diagram






2.2 Power-On and Power-Off Sequence





3 Clock & Reset Tree

Figure 3-1 shows the clock and reset tree for the AC300.



1.	Symbol	Description	Value	Unit
	F _{sys}	System clock frequency	24+/-50ppm	MHz
			25+/-50ppm	
	,		27+/-50ppm	
	D_{sys}	System clock duty-cycle	45-55	%
	T_{sys_jit}	System clock TIE peak-to-peak jitter	0.15(maximum)	ns
·igalilli filik fi	BUZIIN'AMTO	·蒙斯斯特特·科·拉································	ANTH REAL PROPERTY AND THE STATE OF THE STAT	TON'T THE TONE OF THE PARTY THE PARTY THE TONE OF THE PARTY THE TONE OF THE PARTY THE



4 Register

4.1 System Register List

	Register Name	Offset	Description	
	System control Register	0x00	00h System control Register	
	System BIAS Register0	0x01	01h System BIAS Register0	
	System BIAS Register1	0x02	02h System BIAS Register1	
	System IO Register	0x05	04h Mask version Register	
	EPHY Configurate Register	0x06	05h System IO Register	
	EPHY BIST Register	0x07	06h EPHY Configurate Register	
	SID Program/Read Register	0x08	07h EPHY BIST Register	
	SID Program/Read timing control	0x09	08h SID Program/Read Register	
	Register0	UXU9	OSIT SID Program/Read-negister	
	SID Program/Read timing control	0x0a	09h SID Program/Read timing control Register0	
	Register1	UXUa	Ush Sid Program/ Read tilling control Registero	
	SID_EPHY Parameter Register	0x10	Oah SID Program/Read timing control Register1	
	SID_BG Parameter Register	0x11	10h SID_EPHY Parameter Register	
	SID_RESERVED Parameter	0x12~17	12~17h SID_RESERVED Parameter Register	
	Register	OXIZ II	12 1711 SID_NESERVED Farameter Register	
	SID_ERHY Program Parameter	0x18	18h SID ERHY Program Parameter Register	
	Register	COXIO	101 315_2011 Togram Turumeter Register	
(d)	SID_BG Program Parameter	0x19	19h-SID_BG Program Parameter Register	
	Register			
	SID_RESERVED Program	0x1a~1f	1a~1fh SID_RESERVED Program Parameter Register	
	Parameter Register	· ·		

4.2 System Register Description

PHY_ADR=~PKG[2:0], default: 0, CFG_ADR=16+PHY_ADR

RESET_SEL=PKG[3], default: 1 choose POR and internal DLDO, when tie0, choose RESET PIN and external VDD.



4.2.1 00h System control Register

_	with the second			2/2X''
	Default: 0	x1f80		Register Name: SYS_CONTROL
	Bit	Read/Write	Default	Description
	15:12	/	0x1	Chip version
	11:8	R	0xf	PKG_STATUS
	7:6	R/W	0x2	EPHY_CLK_SEL
				0: 25MHz
				1: 27MHz
				2: 24MHz
	5 Thirling	R/W	0 🚜	EFUSE_REG_CLK_GATING
	Aitin.		Titin.	0: Clock is OFF
4	2/17 (1)		RELIV	1: Clock is ON
	×	XA.		Before program or read efuse, first release CHIP_RESET (bit0),
		all the least of t		then release EFUSE_REG_CLK_GATING.
	4	R/W	0	EPHY_REG_CLK_GATING
		-74		0: Clock is OFF
				1: Clock is ON
	3	R/W1C	0	MDIO ERROR
	2	R/W	0	CLKIN_GATING (for EPHY and Efuse)
			- 4	0: 24/25/27M Clock is OFF
				1: 24/25/27M Clock is ON
	1	R/W	0	EPHY_RESET_INVALID
	TitinTal		itings	0: Reset
	TITAL		W. Titing	1: Reset Invalid
	*	×	No.	First release CHIP_RESET and EPHY_RESET_INVALID, then release
-		MARK XXX		CLKIN_GATING and EPHY_REG_CLK_GATING
	0	R/W	0	CHIP_RESET
		深圳		0: reset all register to their default state.
				1: reset invalid

4.2.2 01h System BIAS Register0

Default: 0x1084			Register Name: SYS_CONTROL	
Bit	Read/Write	Default	Description	
15:13	/	/	/	
12:8	R/W	0x10	BGTC	intai
TELY T			BANDGAP Temp Coefficient Tuning	THE THE PARTY OF T
RAIV .		RIV	Coefficient should be statistic from test.	The state of the s



Default:	0x1084	7(P)	Register Name: SYS_CONTROL	
Bit	Read/Write	Default	Description	
7	R/W	0x1	BG_EN_	
	1,1		BANDGAP Enable	
			0: Disable	
			1: Enable	
6	/	/	/	
5:0	R/W	0x4	BGV	
			BANDGAP Voltage Tuning	
			011111: 814.8mV	
alk Hits	5	AND ATTENDED	000004: 701.4mV 000000: 684.6mV	
ALIZ.		ALIZ TO	000000: 684.6mV	
No.	.x	TO SECOND	000004: 701.4mV 000000: 684.6mV 100000: 550.2mV	
*	A THE REAL PROPERTY.	7	Step is 4.2mV	

4.2.3 02h System BIA\$ Register1

Default: 0	Default: 0xC000		Register Name: SYS_CONTROL
Bit	Read/Write	Default	Description
15	R/W	0x1	DLDOEN
		. 4	Digital LDO enable
		N 1	0: disable; 1: enable
		B. L	When PKG[3] is tied 0,digital top use external VDD_CORE, and this
Lin's		Tin's	bit should set 0.
14:12	R/W	0x4	DLDOVOL STATE
SELV.		IN THE PARTY OF TH	DLDO Voltage select
			000: 0.825V
	THE STATE OF THE S		001: 0.880V,
	·涂料		010: 0.943V
			011: 1.015V
			100: 1.1V
			101: 1.2V
			110: 1.32V
			111: 1.467V
11:0	/	/	/



4.2.4 04h Mask version Register

Default: 0x0			Register Name: SYS_CONTROL	ı
Bit	Read/Write	Default	Description	-
15:3	/	/	/	l
2:0	R	0x0	MASK version	l
			These bits show the mask version of the chip	

4.2.5 05h System IO Register

	Default: 0xa800		Register Name: SYS_CONTR	OL	
	Bit 🖽	Read/Write	Default <	Description	(à)
	15:14	R/W	0x2	MDIO DRV	a ditte
<u> </u>	RIV		UX2	Multi-Driving Select	W. IV
		A X	K.	00: Level 0	01: Level 1
				10: Level 2	11: Level 3
	13:12	R/W	0x2	LED DRV	
		,		Multi-Driving Select	
				00: Level 0	01: Level 1
				10: Level 2	11: Level 3
	11:10	R/W	0x2	MII DRV	
			. 1	Multi-Driving Select	
			h N	00: Level 0	01: Level 1
				10: Level 2	11: Level 3
	9 Titinio	R	O STATES	EPHY_IRQ_STATUS	Titish
	NIV NIV		WIN.	0: IRQ is waiting	#\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
(A)		Z.	(I) Sec	1: IRQ is pending	A TOP TO THE PERSON NAMED IN COLUMN
	8	R/W	0	EPHY_IRQ_ENABLE	A CONTRACTOR OF THE PARTY OF TH
		a till film to		0: IRQ is disable	
		学		1: IRQ is enable	***
	7:5	/	/	/	
	4	R/W	0	CLKIN_PAD_EN(24M/25M/2	7M)
				0: CLKIN_PAD io is disable	
				1: CLKIN_PAD io is enable	
	3	R/W	0	E_DPX_LED_IO_EN	
				0: E_DPX_LED io is disable	
	rii(zi		in	1: E_DPX_LED io is enable	(à
	2	R/W	O VIETO	E_SPD_LED_IO_EN	TO ANT
	STILL STATES		THE IV	0: E_SPD_LED io is disable	
-				1: E_SPD_LED io is enable	



Defau	lt: 0xa800	1	Register Name: \$YS_CONTROL
Bit	Read/Write	Default	Description
1	R/W	0	E_LNK_LED_IO_EN
	- /1-		0: E_LNK_LED io is disable
			1: E_LNK_LED io is enable
0	R/W	0	EPHY_MII_IO_EN
			0: all MII io is disable
			1: MII

4.2.6 06h EPHY Configurate Register

<u> </u>		49	
Default: 0	x01	witin.	Register Name: SYS_IRQ_ENABLE0
Bit	Read/Write	Default	Description
15:12	R/W	0x0	BGS_EFFUSE
11	R/W	0x0	XMII_SEL
	EXIII AND TO		0: MII
			1: RMII
10:9	R/W	0x0	EPHY_MODE
			Operation Mode Selection
			00: Normal Mode
		. 4	01: Sim Mode
		N 1	10: AFE Test Mode
			11: /
8:4	1	1 din	
3	R/W	0x0	BIST_CLK_EN
7.	×	CONTRACT OF THE PARTY OF THE PA	0: BIST clk disable
			1: BIST clk enable
2	1	1	
1	R/W-🏋	0x0	LED_PQL The state of the state
			0: High active
			1: Low active
0	R/W	0x1	SHUTDOWN
			0: Power up
			1: Shutdown
	15:12 11 10:9	15:12 R/W 11 R/W 10:9 R/W 8:4 / 3 R/W 2 / 1 R/W	Bit Read/Write Default 15:12 R/W 0x0 11 R/W 0x0 10:9 R/W 0x0 8:4 / / 3 R/W 0x0 2 / / 1 R/W 0x0

4.2.7 07h EPHY BIST Register

Default: 0	x00	W. T.	Register Name: SYS_IRQ_ENABLE1	a tita
Bit	Read/Write	Default	Description	THE IT
15:14	1	1	1	A STATE OF THE STA



Default: 0)x00		Register Name: SYS_IRQ_ENABLE1
Bit	Read/Write	Default	Description
13:8	R SAME	0x0	BIST_STATUS
	1		bist_status[5]:BIST_FAIL_RMII2MII
			bist_status[4]:BIST_FAIL_MII2RMII
			bist_status[3]:BIST_FAIL_PLPIC
			bist_status[2]:BIST_FINISH_RMII2MII
			bist_status[1]:BIST_FINISH_MII2RMII
			bist_status[0]:BIST_FINISH_PLPIC
7:1	/	/	
O itinio	R/W	0x0 tin	BIST_START HINE
ALIZ TO		AIV.	BIST_START 0: disable 1: Start
N. T.	×	CAN THE PARTY OF T	1: Start

4.2.8 08h SID Program/Read Register

Default: 0x0			Register Name: GPIO Register
Bit	Read/Write	Default	Description
15:8	R/W	0x0	OP_LOCK, 0xAC
7:2	1	/	1
1	WAC	0x0	Efuse read start, write 1 to start, and self clear after finish (A efuse
		N 18	program start during reading will be ignored. If read and program
		B. L	start at same time, program will be ignored. This bit can't be
TiVISI		Tinis	cleared by writing 0.) (Efuse 128~256bit used for backup)
0	WAC	0x0	Efuse program start, write 1 to start, and self clear after finish efuse
ST. V		CONTRACTOR OF THE PARTY OF THE	read start during programming will be ignored. If read and program
	his XX		start at same time, program will be ignored. This bit can't be
	A STATE OF THE STA		cleared by writing 0. (Efuse 128~256bit used for backup)

4.2.9 09h SID Program/Read timing control Register0

Default: 0xBB05			Register Name: GPIO Register
Bit	Read/Write	Default	Description
15:8	R/W	0xBB	Taen_pgm cycles (actuall cycles = reg_val X2)
7:0	R/W	0x5	Taen_rd cycles

4.2.10 Oah SID Program/Read timing control Register1

Default: 0x7e03			Register Name: GPIO Register	
Bit	Read/Write	Default	Description	
15:8	R/W	0x7E	Tpgm cycles (actual cycles = reg_val X 2)	NEXT TO SERVICE SERVIC



Default: 0x7e03			Register Name: GPIO Register	
Bit	Read/Write	Default	Description	A STATE OF THE STA
7:0	R/W	0x3	Trd cycles	- GZ///WV

4.2.11 10h SID_EPHY Parameter Register

Default: 0x			Register Name: GPIO Register
Bit	Read/Write	Default	Description
15:0	R	х	EPHY Parameter

4.2.12 11h SID_BG Parameter Register

Default: 0x			Register Name: GPIO Register	W. T. T.
Bit	Read/Write	Default	Description	A
15:0	R	X	BG Parameter	A NAME OF THE PARTY OF THE PART

4.2.13 12~17h SID_RESERVED Parameter Register

Default: 0x			Register Name: GPIO Register
Bit	Read/Write	Default	Description
15:0	R	х	Reserved

4.2.14 18h SID_EPHY Program Parameter Register

Default: 0x			Register Name: GPIO Register	
Bit 💉	Read/Write	Default	Description (%)	
15:0	R/W	0 Kith	EPHY Program Parameter	

4.2.15 19h SID_BG Program Parameter Register

Default: 0x			Register Name: GPIO Register
Bit	Read/Write	Default	Description
15:0	R/W	0	BG Program Parameter

4.2.16 1a~1fh SID_RESERVED Program Parameter Register

Default: 0x			Register Name: GPIO Register
Bit	Read/Write	Default	Description
15:0	R/W	0	Reserved



Copyright@2022 Allwinner Technology Co., Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Allwinner Technology Co., Ltd ("Allwinner"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of Allwinner.

Trademarks and Permissions

Allwinner and the Allwinner logo (incomplete enumeration) are trademarks of Allwinner Technology Co., Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

Important Notice and Disclaimer

The purchased products, services and features are stipulated by the contract made between Allwinner Technology Co., Ltd ("Allwinner") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. Allwinner assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. Allwinner is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by Allwinner herein express or implied or otherwise to any patent or intellectual property of Allwinner. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. Allwinner shall not be liable for any licence fee or royalty due in respect of any required third party licence. Allwinner shall have no warranty, indemnity or other obligations with respect to third party licences.

Copyright © 2022 Allwinner Technology Co., Ltd. All Rights Reserved.

Allwinner Technology Co., Ltd.

No.9 Technology Road 2, High-Tech Zone,

Zhuhai, Guangdong Province, China

Contact US:

Service@allwinnertech.com

www.allwinnertech.com