
Hardware and Booting

Chester Rebeiro
IIT Madras



System Organization






Address Types

- Memory Addresses
- Memory Mapped IO Addresses




Memory Maps





Accessing keyboards



2 input ports and 1 output port

Pointer to the keyboard:

```
char *keyboard_ptr = (char *) 0x10000000;
```

Read from keyboard

```
char x = *(keyboard ptr + 1);
```


Write to keyboard

```
*(keyboard) = y;
```




Powering Up


Power on Reset





Powering up: Reset











Powering up : BIOS




- Present in a small chip connected to the processor
 - Flash/EPROM/E²PROM
- Does the following
 - Power on self test
 - Initialize video card and other devices
 - Display BIOS screen
 - Perform brief memory test
 - Set DRAM memory parameters
 - Configure Plug & Play devices
 - Assign resources (DMA channels & IRQs)
 - Identify the boot device
 - Read sector 0 from boot device into memory location 0x7c00
 - Jumps to 0x7c00







Powering up: MBR



- Sector 0 in the disk called Master Boot Record (MBR)
- Contains code that boots the OS or another boot loader
- Copied from disk to RAM by BIOS and then begins to execute
- Size 512 bytes

446 bytes bootable code


64 bytes disk partition information (16 bytes per partition)

2 bytes signature

- Typically, MBR code looks through partition table and loads the bootloader (such as Linux or Windows)
- or, it may directly load the OS




Powering Up: bootloader



- Loads the operating system
 - May also allow the user to select which OS to load (eg. Windows or Linux)
- Other jobs done
 - Disable interrupts :
 - Don't want to bother with interrupts at this stage
 - Interrupts re-enabled by xv6 when ready
 - Setup GDT
 - Switch modes (eg. Machine mode to Supervisor mode)





Powering Up: OS






Powering up an Embedded Device







Powering up xv6 on qemu






Linker Descriptor

kernel.ld

```
OUTPUT ARCH( "riscv" )
ENTRY( _entry )
                                     First function to be executed (before main)
SECTIONS
 /*
  * ensure that entry.S / _entry is at 0x80000000,
  * where gemu's -kernel jumps.
  = 0 \times 800000000;
  .text:
   *(.text)
                            Kernel code to be placed in 0x80000000
   . = ALIGN(0x1000);
   *(trampsec)
  \cdot = ALIGN(0x1000);
 PROVIDE(etext = .);
                                         An indicator of the end of kernel code
 /*
  * make sure end is after data and bss.
  .data : {
   *(.data)
                            After the kernel code, place data and then bss
  .bss : {
   *(.bss)
   *(.sbss*)
    PROVIDE(end = .)
                                        An indicator of the end of kernel
```


Powering Up: xv6 on qemu



- Memory Symmetry
 - All processors in the system share the same memory space
 - Advantage: Common operating system code
- I/O Symmetry
 - All processors share the same I/O subsystem
 - Every processor can receive interrupt from any I/O device



Powering Up: xv6 on qemu



csrr a1, mhartid; instruction that reads the hartid

All cores start the same way with IP=0x1000, and then jumping to 0x8000000




reset vector

0x1000

xv6-boot

entry.S

```
6 .section .data
7 .globl stack0
 8 .section .text
9 .qlobl start
10 .section .text
11 .globl _entry
12 _entry:
13
           # set up a stack for C.
           # stack0 is declared in start.c,
14
           # with a 4096-byte stack per CPU.
15
           \# sp = stack0 + (hartid * 4096)
16
17
           la sp, stack0
           li a0, 1024*4
18
19
           csrr a1, mhartid
20
           addi a1, a1, 1
21
           mul a0, a0, a1
22
           add sp, sp, a0
23
           # jump to start() in start.c
24
           call start
25 junk:
26
           j junk
```





xv6-boot

entry.S

```
6 .section .data
 7 .qlobl stack0
 8 .section .text
 9 .qlobl start
10 .section .text
11 .globl _entry
12 entry:
13
           # set up a stack for C.
           # stack0 is declared in start.c,
14
           # with a 4096-byte stack per CPU.
15
           \# sp = stack0 + (hartid * 4096)
16
           la sp. stack0
17
18
           li a0, 1024*4
19
           csrr a1, mhartic
20
           addi a1, a1, 1]
           mul a0, a0, a1
21
22
           add sp. sp. a0
23
           # jump to start() in start.c
           call start
24
25 junk:
           j junk -
26
```

- define label for stack0 (something like extern) actual stack0 defined in start.c
- _entry → will reside at 0x80000000
- set sp to stack0 and a0 to 4KB
- read the hartid for the processor core using the corresponding CSR
- set sp appropriately for the core why increment a1?
- call the C code (present in start.c)
- Unreachable code



start.c

xv6-boot

```
19 // entry.S jumps here in machine mode on stack0.
20 void
21 start()
22 {
23
    // set M Previous Privilege mode to Supervisor, for mret.
24
    unsigned long x = r mstatus();
                                                                  Moves from
     x &= ~MSTATUS_MPP_MASK;
25
     x |= MSTATUS_MPP_S;
26
                                                                machine mode
27
     w_mstatus(x);
28
                                                                 to supervisor
29
    // set M Exception Program Counter to main, for mret.
30
    // requires gcc -mcmodel=medany
     w_mepc((uint64)main);
31
32
33
    // disable paging for now.
34
     w_satp(0);
35
36
     // delegate all interrupts and exceptions to supervisor mode.
37
     w medeleg(0xffff);
38
     w_mideleg(0xffff);
39
40
     // ask for clock interrupts.
     timerinit();
41
42
43
    // keep each CPU's hartid in its tp register, for cpuid().
     int id = r_mhartid();
44
     w_tp(id);
45
46
47
     // switch to supervisor mode and jump to main().
     asm volatile("mret");
48
49 }
```



mode.

start.c

xv6-boot

```
19 // entry.S jumps here in machine mode on stack0.
20 void
21 start()
22 {
23 // set M Previous Privilege mode to Supervisor, for mret.
    unsigned long x = r mstatus();
     x &= ~MSTATUS_MPP_MASK;
                                                                 previous mode = supervisor
26
     x |= MSTATUS_MPP_S;
     w_mstatus(x);
    // set M Exception Program Counter to main, for mret.
    // requires qcc -mcmodel=medany
     w_mepc((uint64)main);
31
33
     // disable paging for now.
34
     w_satp(0);
35
     // delegate all interrupts and avanations to aurorwisor mode.
     w medeleg(0xffff);
                              Delegate all interrupts to be
37
38
     w_mideleg(0xffff);
                                 handled by Supervisor
     // ask for clock interrupts.
     timerinit();
41
42
                                                                 Goto "previous mode" at the
43
     // keep each CPU's hartid in its tp register, for cpuid().
     int id = r_mhartid();
                                                                    address "previous PC"
     w_tp(id);
45
47 // switch to supervisor mode and jump to main()
48 asm volatile("mret");
49 }
```



```
9 // start() jumps here in supervisor mode on all CPUs.
10 void
                    main.c
11 main()
12 {
     if(cpuid() == 0){
13
14
       consoleinit();
15
       printfinit();
       printf("\n");
16
       printf("xv6 kernel is booting\n");
17
18
       printf("\n");
       kinit();
                       // physical page allocator
19
      kyminit():----//-create_kernel_page table
20
       kvminithart();
                      // turn on paging
21
22
      procinit(); ----// process table -
      trapinit():----/-trap-vectors-
23
       trapinithart(); // install kernel trap vector
24
      olicinit():----//ser-m-inter-mt-controlier
25
26
       plicinithart(); // ask PLIC for device interrupts
      binit();-----// buffer-cache-----
27
       iinit();
                       // inode cache
28
29
      fileinit();
                      // file table
30
      virtio disk init(); // emulated hard disk
                   // first user process
31
      userinit();
32
       __sync_synchronize();
33
       started = 1;
34
     } else {
35
       while(started == 0)
36
37
       __sync_synchronize();
38
       printf("hart %d starting\n", cpuid());
       kyminithart(); // turn on paging
39
       trapinithart(); // install kernel trap vector
40
41
       plicinithart(); // ask PLIC for device interrupts
42
43
     scheduler();
44
45 }
```

xv6-boot

Core specific initialization (done by all cores)

System specific initialization (done only by core 0)

Executed by all cores except core0 after started=1

```
9 // start() jumps here in supervisor mode on all CPUs.
10 void
                    main.c
11 main()
12 {
13
     if(cpuid() == 0){
      consoleinit();
14
15
      printfinit();
16
      printf("\n");
      printf("xv6 kernel is booting\n");
17
18
      printf("\n");
19
      kinit();
                      // physical page allocator
20
      kvminit();  // create kernel page table
       kvminithart(); // turn on paging
21
22
      procinit();
                    // process table
      trapinit(); // trap vectors
23
      trapinithart(); // install kernel trap vector
24
25
       plicinit();
                     // set up interrupt controller
      plicinithart(): _//_ask_PLIC_for_device_interrupts
26
27
                      // buffer cache
      binit();
28
      !iinit();
                      // inode cache
29
      fileinit();
                      // file table
30
      virtio disk init(); // emulated hard disk
31
      iuserinit();
                     // first user process
      sync synchronize();
32
33
       started = 1;
34
     } else {
35
      while(started == 0)
36
37
      __sync_synchronize();
38
      printf("hart %d starting\n", cpuid());
39
      kvminithart(); // turn on paging
40
      trapinithart(); // install kernel trap vector
41
       plicinithart(); // ask PLIC for device interrupts
    }
42
43
     scheduler();
44
45 }
```

xv6-boot

Core specific initialization (done by all cores)

System specific initialization (done only by core 0)