1. 以 tool 產生分別可以測到 c17 電路中下列 faults 的 patterns、summary。

a. U2/out s-a-0

Summary


(Report 顯示需要 1 個 pattern)

Report Summaries (在 vlsicad6)		
fault class	code	#faults
Detected	DT	1
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0
total faults		1
test coverage		100.00
fault coverage		100.00
Pattern Summar	y Report	
#internal patterns		1
#basic_scan patterns		1

Patterns (test1_a_tp.v) (Pattern 為: 01001)

```
Pattern "_pattern " {
    w "_default wFT ";
    "precondition all Signals": C { "_pi"=00000; "_po"=XX; }
    "pattern 0": Call "capture" {
        "_pi"=01001; "_po"=HH; }
}
// Patterns reference 2 V statements, generating 2 test cycles
```

test1_a.fault



b. x16gat s-a-1

Summary


(Report 顯示需要 1 個 pattern)

fault class	code	#faults
Detected	DT	3
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0
total faults		3
test coverage		100.00
fault coverage		100.00
Pattern Summar	y Report	
#internal patterns		1
#basic_scan patterns		1

Patterns (test1_a_tp.v) (Pattern 為: 01010)

```
Pattern " pattern " {
  W " default WFT ";
  "precondition all Signals": C { "_pi"=00000; "_po"=XX; }
  "pattern 0": Call "capture" {
      "_pi"=01010; "_po"=HH; }
}
// Patterns reference 2 V statements, generating 2 test cycles
```

test1_a.fault



c. x19gat s-a-0 & s-a-1

Summary

(Report 顯示需要 2 個 pattern)


fault class	code	#faults
Detected	DT	4
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0
total faults		4
test coverage		100.00
fault coverage		100.00
Pattern Summar	y Report	
#internal patterns		2
#basic_scan patterns		2

Patterns (test1_a_tp.v) (Pattern 為: 11110、00011)

```
Pattern "_pattern " {
    W "_default_WFT_";
    "precondition all Signals": C { "_pi"=00000; "_po"=XX; }
    "pattern 0": Call "capture" {
        "pi"=11110; "_po"=HI; }
    "pattern 1": Call "capture" {
        "pi"=00011; "_po"=LH; }
}
```

// Patterns reference 4 V statements, generating 4 test cycles

test1_a.fault




2. 對 ISCAS85 c499 電路做 ATPG·觀看需要多少 patterns 及 fault coverage 為多少

Report Summaries (在 vlsicad6)		
fault class	code	#faults
Detected	DT	1190
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0
total faults		1190
test coverage		100.00%
fault coverage		100.00%
Pattern Summary Re	port	
#internal patterns		 78
<pre>#basic_scan patterns</pre>		77
#full_sequential patterns	,	1

Report 顯示

Patterns:需要78個 patterns Fault Coverage 為100.00%

3. 設計一個 combinational circuit · 這個電路至少包含一個 undetectable fault · 使用本練習的方法做 ATPG 2_3.v



```
1    `timescale 1ns/1ns
2
3    module UNDETECTABLE ( a, b, c, z);
4    output z;
5    input a, b, c;
6
7    wire a_and_b, not_c, b_and_notc, a_and_c;
8    not I0 (not_c, c);
9    and I1 (a_and_b, a, b);
10    and I2 (b_and_notc, b, not_c);
11    and I4 (a_and_c, a, c);
12    or I5 (z, a_and_b, b_and_notc, a_and_c);
13
14    endmodule
```

Summary

Report Summaries (在 vlsicad6) 🗆		
fault class	code	#faults
Detected	DT	34
Possibly detected	PT	0
Undetectable	UD	4
ATPG untestable	AU	0
Not detected	ND	0
total faults		38
test coverage		100.00%
Pattern Summary R	eport	
#internal patterns		6
<pre>#basic_scan patterns</pre>		6

Report 顯示

Detected: 34 個 faults Undetectable: 4 個 faults

4. <Sequential circuit>

以 ISCA89 電路中的 s27 電路作為對象練習 ATPG·查看所需 patterns 數目及 fault coverage 為多少

fault class	code	#faults
 Detected	DT	76
Possibly detected	PT	2
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0
 total faults		78
test coverage		98.72
Pattern Summar	y Report	
#internal patterns		9
#full_sequential patterns		و

Report 顯示

Patterns:需要9個pattern Fault Coverage:98.72%