1. 以下圖 Summary report 結果可知 · pattern 01100 輸入對 c17 電路做 Fault Simulation 查看 對所有的 Stuck-at Faults 的 test coverage 為 26.00% (改寫檔案: c17.tbench.v //1-1)

Rep	ort Summ	naries (在 visica	ad6) –
Uncollapsed Stuck Fault Sur	nmary R	eport	
fault class	code	#faults	
Detected	DT	13	
Possibly detected	PT	0	
Undetectable	UD	0	
ATPG untestable	AU	0	
Not detected	ND	37	
total faults		50	
test coverage		26.00%	
Pattern Summary Repo	ort		
#internal patterns		0	
#external patterns (/home/user:	2/test2	2/test2225	/exercise/exercise_1/c17_tbench.v)
#basic_scan patterns		1	

2. 以 tool 查看下列 5 個 patterns 中哪些可以測到 U2 的輸出 stuck-at 0 fault。 (改寫檔案: c17.tbench.v //1-2、test2.fault)

Tool result


a. 01110

(Summary report 結果顯示 not detected)

	Report Sumi	maries (在 visio	ad6)	- 1
fault class	code	#faults		
Detected	DT	0		
Possibly detected	PT	0		
Undetectable	UD	0		
ATPG untestable	AU	0		
Not detected	ND	1		
total faults		1		
test coverage		0.00%		
Pattern Summar				
#internal patterns		0		
#external patterns (/home	/user2/test2	2/test2225/	exercise/exercise_1/c17_tbench.v)	
#basic_scan patterns		1		

Parallel Fault Simulation


(PFS 分析結果為 not detected)




b. 00011

(Summary report 結果顯示 detected)

(PFS 分析結果為 detected)






c. 10011

(Summary report 結果顯示 detected)


	Repor	t Summaries (
	Repor	- Junimaries (
fault class	code	#faults
Detected	DT	1
Possibly detected	PT	0
Undetectable	UD	0
ATPG untestable	AU	0
Not detected	ND	0
total faults		
test coverage		100.00%
Pattern Summary Repo		
,		
#internal patterns		0
#external patterns (/home/user2	/test2	2/test2225,
#basic_scan patterns		1

(PFS 分析結果為 detected)




d. 10111

(Summary report 結果顯示 not detected)




(PFS 分析結果為 not detected)




e. 01000

(Summary report 結果顯示 not detected)



(PFS 分析結果為 detected)



- 3. 以 tool 檢查 pattern 01011 可以測到下列 faults 中的哪些 faults · 並以 Parallel fault Simulation 與 Deductive fault Simulation 自行分析 · 看結果是否相同。
 - a. x16gat s-a-1 (改寫檔案: c17.tbench.v //1-3、test3_a.fault)

<u>Tool result</u>

(Summary report 結果為 2 個 fault detected / 1 個 fault not detected)


Rep	ort Sumr	naries (在 vlsicad6)	
fault class	code	#faults	
Detected	DT	2	
Possibly detected	PT	0	
Undetectable	UD	0	
ATPG untestable	AU	0	
Not detected	ND	1	
total faults		3	
test coverage		66.67%	
Pattern Summary Repo	ort		
#internal patterns		0	
#external patterns (/home/user:	2/test2	2/test2225/exercis	e/exercise_1/c17_tbench.v)
#basic_scan patterns		1	

test3_a.fault




Parallel Fault Simulation

(PFS 分析結果為 Detected : Fault U3/Y s-a-1、Fault U5/B s-a-1 Not detected : Fault U6/A s-a-1)



Deductive fault Simulation

(Deductive fault Simulation 分析結果為 Detected : Fault U3/Y s-a-1、Fault U5/B s-a-1 Not detected : Fault U6/A s-a-1)



b. x7gat s-a-1

Tool result

(Summary report 結果為 1 個 fault not detected)


	Report Summa	ries (在 vIsicad	6) .
fault class	code	#faults	
Detected	DT	0	
Possibly detected	PT	0	
Undetectable	UD	0	
ATPG untestable	AU	0	
Not detected	ND	1	
total faults		1	
test coverage		0.00%	
Pattern Summan			
#internal patterns		0	
#external patterns (/home	/user2/test2.	2/test2225/	exercise/exercise_1/c17_tbench.
#basic_scan patterns		1	

test3_b.fault




Parallel Fault Simulation

(PFS 分析結果為 Not detected: Fault U4/B s-a-1)



Deductive fault Simulation

(Deductive fault Simulation 分析結果為 Not detected: Fault U4/B s-a-1)




c. x11gat s-a-0

Tool result test3_c.fault


(Summary report 結果為 2 個 fault detected / 1 個 fault not detected)

	Report	Summaries (đ	vlsicad6)	
fault class	code	#faults		
Detected	DT	2		
Possibly detected	PT	0		
Undetectable	UD	0		
ATPG untestable	AU	0		
Not detected	ND	1		
total faults		3		
test coverage		66.67%		
Pattern Summar	y Report			
#internal patterns		0		
#external patterns (/home	/user2/test2	2/test2225	/exercise/exercise_1/c17_tbench.v)	1
#basic_scan patterns		1		




Parallel Fault Simulation

(PFS 分析結果為 Detected : Fault U2/Y s-a-0、Fault U3/B s-a-0 Not detected : Fault U4/A s-a-0)



Deductive fault Simulation

(Deductive fault Simulation 分析結果為 Detected : Fault U2/Y s-a-0、Fault U3/B s-a-0 Not detected : Fault U4/A s-a-0)



d. x22gat s-a-0

Tool result

(Summary report 結果為 1 個 fault detected)


Report Summaries (Æ visicad6)				
ault class	code	#faults		
Detected	DT	1		
Possibly detected	PT	0		
Undetectable	UD	0		
ATPG untestable	AU	0		
Not detected	ND	0		
otal faults		1		
est coverage		100.00%		
Pattern Summar				
#internal patterns		0		
#external patterns (/home	/user2/test2	2/test2225,	<pre>/exercise/exercise_1/c17_tbench.v)</pre>	
#basic_scan patterns		1		

test3_d.fault



Parallel Fault Simulation

(PFS 分析結果為 Detected: Fault U5/Y s-a-0)



Deductive fault Simulation

(Deductive fault Simulation 分析結果為 Detected: Fault U5/Y s-a-0)

