






### Verilog supports connecting ports by position and by name Connecting ports by ordered list FA fa0( A[0], B[0], 1'b0, c0, S[0] ); Connecting ports by name (compact) FA fa0( .a(A[0]), .b(B[0]), .cin(1'b0), .cout(c0), .sum(S[0])); Connecting ports by name FA fa0 For all but the smallest modules, connecting ports (A[0]), (B[0]), .b by name yields clearer and .cin (1'b0), less buggy code. .cout (c0), .sum (S[0]) ); 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 21












# Continuous assignment statements assign one net to another or to a literal Explicit continuous assignment wire [15:0] netA; wire [15:0] netB; assign netA = 16'h3333; assign netB = netA; Implicit continuous assignment wire [15:0] netA = 16'h3333; wire [15:0] netB = netA;

# Using continuous assignments to implement an RTL four input multiplexer

### **Verilog RTL includes many operators** in addition to basic boolean logic // Four input multiplexer module mux4( input a, b, c, d input [1:0] sel, output out ); If input is undefined we assign out = ( sel == 0 ) ? a : want to propagate that ( sel == 1 ) ? b : information. ( sel == 2 ) ? c : ( sel == 3 ) ? d : 1'bx; endmodule // Simple four bit adder module adder( input [3:0] op1, op2, output [3:0] sum ); assign sum = op1 + op2; endmodule 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 29



# Always blocks have parallel inter-block and sequential intra-block semantics

6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 31

## Always blocks have parallel inter-block and sequential intra-block semantics

# Always blocks have parallel inter-block and sequential intra-block semantics

6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 33

# Always blocks have parallel inter-block and sequential intra-block semantics

# Always blocks have parallel inter-block and sequential intra-block semantics

6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 35

# Continuous and procedural assignment statements are very different

Continuous assignments are for naming and thus we cannot have multiple assignments for the same wire

```
wire out, t0, t1;
assign t0 = ~( (sel[1] & c) | (~sel[1] & a) );
assign t1 = ~( (sel[1] & d) | (~sel[1] & b) );
assign out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
```

Procedural assignments hold a value semantically, but it is important to distinguish this from hardware state


```
reg out, t0, t1, temp;
always @( * )
begin
  temp = ~( (sel[1] & c) | (~sel[1] & a) );
  t0 = temp;
  temp = ~( (sel[1] & d) | (~sel[1] & b) );
  t1 = temp;
  out = ~( (t0 | sel[0]) & (t1 | ~sel[0]) );
end
```


### Always blocks can contain more advanced control constructs module mux4( input a, b, c, d module mux4( input a, b, c, d input [1:0] sel, input [1:0] sel, output out ); output out ); reg out; reg out; always @( \* ) always @( \* ) begin begin if ( sel == 2'd0 ) case ( sel ) out = a; 2'd0 : out = a; 2'd1 : out = b; else if ( sel == 2'd1 ) out = b 2'd2 : out = c; 2'd3 : out = d; else if ( sel == 2'd2 ) default : out = 1'bx; out = c else if ( sel == 2'd3 ) endcase end out = d else endmodule out = 1/bx; end endmodule 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 37


```
What happens if the
case statement is not complete?
module mux3( input a, b, c
             input [1:0] sel,
             output out );
  reg out;
  always @( * )
                         If sel = 3, mux will output
  begin
                            the previous value.
    case ( sel )
      2'd0 : out = a;
                          What have we created?
      2'd1 : out = b;
      2'd2 : out = c;
    endcase
  end
endmodule
                                   6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 38
```


### What happens if the case statement is not complete? module mux3( input a, b, c input [1:0] sel, output out ); reg out; always @( \* ) We can prevent creating state begin with a default statement case ( sel ) 2'd0 : out = a; 2'd1 : out = b;2'd2 : out = c; default : out = 1'bx; endcase end endmodule 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 39


```
So is this how we make
latches and flip-flops?
                          module flipflop
   module latch
     input clk,
                            input clk,
     input d,
                            input d.
     output reg q
                            output q
      always @( clk )
                            always @( posedge clk )
     begin
                            begin
       if ( clk )
                              q = d;
         q = d;
                            end
      end
                                        Edge-triggered
                          endmodule
   endmodule
                                          always block
                                   6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 40
```

































# The order of non-blocking assignments does not matter!

```
wire A_in, B_in, C_in;
                            wire A_in, B_in, C_in;
reg A_out, B_out, C_out; reg A_out, B_out, C_out;
always @( posedge clk )
                            always @( posedge clk )
begin
                            begin
                              C_out <= C_in;
 A_out <= A_in;
 B_out <= B_in;</pre>
                              B_out <= B_in;</pre>
 C out <= C in;
                              A_out <= A_in;
end
                            end
assign B_in = A_out + 1;
                            assign B_in = A_out + 1;
assign C_in = B_out + 1;
                            assign C_in = B_out + 1;
```



### **Writing Good Synthesizable Verilog**

- Only leaf modules should have functionality
  - All other modules are strictly structural, i.e., they only wire together sub-modules
- Use only positive-edge triggered flip-flops for state
- Do not assign to the same variable from more than one always block
- Separate combinational logic from sequential logic
  - Combinational logic described using always @ (\*) and blocking = assignments and assign statements
  - Sequential logic described with always @(posedge clk) and non-blocking <= assignments</li>

6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 55


### Behavioral Verilog is used to model the abstract function of a hardware module

- Characterized by heavy use of sequential blocking statements in large always blocks
- Many constructs are not synthesizable but can be useful for behavioral modeling
  - Data dependent for and while loops
  - Additional behavioral datatypes : integer, real
  - Magic initialization blocks: initial
  - Magic delay statements: #<delay>

```
Verilog can be used to model the
high-level behavior of a hardware block
module factorial( input [ 7:0] in, output reg [15:0] out );
  integer num_calls;
                                          Initial statement
  initial num_calls = 0;
  integer multiplier;
                                          Variables of
  integer result;
  always @(*)
                                          type integer
  begin
   multiplier = in;
   result = 1;
   while ( multiplier > 0 )
   begin
     result = result * multiplier;
     multiplier = multiplier - 1;
                                          Data dependent
    end
                                          while loop
   out = result;
   num_calls = num_calls + 1;
endmodule
                                        6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 57
```

```
Delay statements should only be
used in test harnesses
  module mux4
     input
                  a,
     input
                            Although this will add a delay for
    input
                  c,
                             simulation, these are ignored in
     input
                  d,
                                       synthesis
    input [1:0] sel,
     output
  );
    wire \#10\ t0 = \sim ((sel[1] \& c) | (\sim sel[1] \& a));
    wire \#10 t1 = ~( (sel[1] & d) | (~sel[1] & b) );
    wire \#10 out = \sim( (t0 | sel[0]) & (t1 | \simsel[0]) );
  endmodule
                                      6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 58
```

### System tasks are used for test harnesses and simulation management reg [ 1023:0 ] exe\_filename; initial begin // This turns on VCD (plus) output \$vcdpluson(0); $\ensuremath{//}$ This gets the program to load into memory from the command line if ( \$value\$plusargs( "exe=%s", exe\_filename ) ) \$readmemh( exe\_filename, mem.m ); else begin \$display( "ERROR: No executable specified! (use +exe=<filename>)" ); \$finish; end // Stobe reset #0 reset = 1; #38 reset = 0; end 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 59



### **Take away points**

- Structural Verilog enables us to describe a hardware schematic textually
- Verilog can model hardware at three levels of abstraction:
   gate level, register transfer level, and behavioral
- Understanding the Verilog execution semantics is critical for understanding blocking + non-blocking assignments
- Designers must have the hardware they are trying to create in mind when they write their Verilog

Next Lecture: We will use a simple SMIPS processor to illustrate many of concepts introduced today.