

(I) op = 21

BMN

RegDst = X

Jump = 0

Branch = 1

MemRead = 1

ALUop = 00

MemWrite = 0

ALUSrc = 1

RegWrite = 0

B-new = 1

Flag-sig = 10

Link = X

addr-from-mem = 1

(I) op = 19

JALM

RegDst = 0

Jump = 0

Branch = 1

MemRead = 1

MemtoReg = 1

ALUop = 00

MemWrite = 0

ALUSrc = 1

RegWrite = 1

B-new = 1

Flag-sig = 01

Link = 1

addr-from-mem = 1

(J) op = 24

B#

RegDst = X

Jump = 1

Branch = 0

MemRead = X

MemtoReg = X

ALUop = X

MemWrite = 0

ALUSrc = X

RegWrite = 0

B-new = 1

Flag = 00

Link = X

addr-from-mem = X

(2) funct = 20

BRZ

RegDst = X

Jump = 0

Branch = X (0)

MemRead = X

MemtoReg = 0

ALUop = 10 → AND

MemWrite = 0

ALUSrc = X

RegWrite = X

B-new = 1

Flag-sig = 00

Link = X

addr-from-mem = 1

funct = 23

BALRN (R)

RegDst = 1

Jump = 0

Branch = X (0)

MemRead = 0

MemtoReg = 0

ALUop = 10 → 101 (bista)

MemWrite = 0

ALUSrc = X

RegWrite = 1

B-new = 1

Flag-sig = 01

Link = X

addr-from-mem = 1

SALU (R) funct = 6

RegDst = 1

Jump = 0

Branch = 0

MemRead = X

MemtoReg = 0

ALUop = 10 → 100 (bista)

MemWrite = 0

RegWrite = 1

B-new = X

Flag-sig = X

Link = 0

addr-from-mem = X

SIM - 1

0 srlu \$2, \$1, \$0 → 0000 0000 0010 0000 0001 0000 0000 0110
4 sw \$2, 0(\$3) → 1010 1100 0110 0010 0000 0000 0000 0000
8 jaln \$9, 0(\$3) → 0100 1100 0110 0000 0000 0000 0000 0000
12 add \$4, \$0, \$1 → 0000 0000 0000 0001 0010 0000 0010 0000
16 sub \$4, \$0, \$1 → 0000 0000 0000 0001 0010 0000 0010 0000

initially

$$\$0 \Rightarrow 64 = 0x40 = 0100\ 0000$$

$$\$1 \Rightarrow 2$$

$$\$3 \Rightarrow 4$$

$$0 \Rightarrow \$2 = 16 = 0x10$$

$$4 \Rightarrow \text{mem}[4] = 0x10$$

$$8 \Rightarrow \text{PC} = 0x10 \quad \$9 = 0x00$$

$$16 \Rightarrow \$4 = 32$$

Sim-2

0	Sub	\$2, \$1, \$0	→	0000	0000	0010	0000	0001	0000	0010	0000
4	bmn	0(\$3)	→	0101	0100	0110	0000	0000	0000	0000	0000
8	or	\$2, \$2, \$0	→	0000	0000	0100	0000	0001	0000	0010	0101
12	odd	\$2, \$1, \$0	→	0000	0000	0010	0000	0001	0000	0010	0000
16	bmn	4(\$3)	→	0101	0100	0110	0000	0000	0000	0000	0000
20	add	\$2, \$1, \$3	→	0000	0000	0010	0011	0101	0000	0010	0000
24	add	\$2, \$2, \$0	→	0000	0000	0100	0000	0001	0000	0010	0000

initially

\$1 → 7

mem[8] = 12

\$0 → 12

mem[12] = 24

\$3 → 8

0 → \$2 = -9

4 → branch to 12

8 → X

12 → \$2 = 0x13

16 → Branch X

20 → \$2 = 0xF

24 → \$2 = 0x16

Sim-3

0 add \$2, \$0, \$1 → 00 01 10 20
4 bne \$3
8 sw \$3, 0(\$4) → 1011 1100 1000 0011 0100 0000 0000 0000
12 add \$2, \$2, \$1 → 00 41 10 20
16 bne \$5
20 lw \$0, 0(\$4) → 1000 1100 1000 0000 0000 0000 0000 0000
24 add \$2, \$0, \$1 → 00 01 10 20

initial.

\$0 → -1

\$2 = 4

\$1 → 1

\$3 → 12 (0xc)

\$4 → 4

\$5 → 24 (0x18)

mem[4] = 0x34

0 → \$2 = 0

4 → Branch to 12

8 → X

12 → \$2 = 1

16 → Branch X

20 → \$0 = 0x34

24 → \$2 = 0x35

Sim_4

0 add \$2, \$0, \$1 → 00 10 10 20
4 b2 (3^{xy}) → 0110 0000 0000 0000 0000 0000 0000 0011
8 sw \$3, 0(\$4) → 9c 80 00 00
12 add \$2, \$2, \$1 → 00 41 10 20
16 b2 (6^{xy}) → 0110 0000 0000 0000 0000 0000 0000 0110
20 lw \$0, 0(\$4) → 8c 80 00 00
24 add \$2, \$0, \$1 → 00 01 10 20

initial

\$0 → -1

\$1 → 1

\$3 → 20 (0x14)

\$4 → 4

mem[4] = 0x26

0 → \$2 = 0

4 → Branch to 12

8 → X

12 → \$2 = 1

16 → Branch X

20 → \$0 = 0x26

24 → \$2 = 0x27

Sim-9

0 sub \$2, \$1, \$0 \Rightarrow 00 20 10 22

4 bsr \$3, \$6

\rightarrow 0000 0000 0110 0000 0011 0000 0000 0111

8 or \$2, \$2, \$0

\rightarrow 00 40 10 25

12 add \$2, \$1, \$0

\rightarrow 00 20 10 20

16 bsr \$4, \$6

\rightarrow 0000 0000 1000 0000 0011 0000 0000 0111

20 add \$2, \$1, \$3

\rightarrow 00 20 10 20

24 add \$2, \$2, \$0

\rightarrow 00 40 10 20

Initially

\$0 = 12 (0x0C)

\$1 = 7

\$3 = 12 (0x0C)

\$4 = 24 (0x18)

0 \rightarrow \$2 = -9

4 \rightarrow Branch to 12

8 \rightarrow X

12 \rightarrow \$2 = 13 (0x0B)

16 \rightarrow branch X

20 \rightarrow \$2 = 0x13

24 \rightarrow \$2 = 0x14

